	SN74BCT2 MEMORY DECOI WITH ON-CHIP SUPPLY VOLTAGE MONIT SCBS059B – MARCH 1989 – REVISED NOVEMBER
 BiCMOS Design Substantially Reduces Standby Current 	DW OR N PACKAGE (TOP VIEW)
 Two Independent 2-Line to 4-Line Decoders or One 3-Line to 8-Line Decoder 	$\frac{VS}{SD} \begin{bmatrix} 1 & 20 \\ 2 & 19 \end{bmatrix} V_{CC}$
Separate Enable Inputs for Easy Cascading	
 Two Supply Voltage Terminals (V_{CC} and V_{bat}) 	2A [] 4 17 [] 1Y1 1B [] 5 16 [] 1Y2
 Built-In Supply-Voltage Monitor for V_{CC} 	2 <u>B</u> [] 6 15 [] 1Y3
 Automatic Cut Off of Outputs During V_{CC} Fail Package Options Include Plastic 	1G [] 7 14]] 2Y0 2G [] 8 13]] 2Y1 G [] 9 12]] 2Y2 GND [] 10 11 [] 2Y3
Small-Outline (DW) Packages and Standard Plastic 300-mil DIPs (N)	

description

The SN74BCT2414 is a decoder specially designed to be used in memory systems with battery backup during power failure. The two independent 2-line to 4-line decoders with separate and common control inputs may be externally cascaded to implement a 3-line to 8-line decoder.

The circuit has two supply voltage inputs: the voltage monitor (bandgap) is powered via the V_{CC} terminal; the internal logic of the circuit is powered via the V_{bat} terminal. In case V_{CC} drops below 3.65 V (nominal), the voltage monitor forces the voltage-control (VS) and decoder outputs (Y) to the high level. VS may be used to disconnect the supply voltage of the memories (V_{bat}) from the system supply. This output is switched off when the on-chip supply voltage monitor detects a power failure.

The SN74BCT2414 is characterized for operation from 0°C to 70°C.




POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

2414

TOR ER 1993


logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



logic diagram (positive logic)





	FUNCTION TABLES										
	I	NPUTS	3								
С	ONTRO	DL	SEL	ECT		0011	PUTS				
G	1 <mark>G</mark>	SD	1B	1A	1Y0	1Y1	1Y2	1Y3			
Н	Х	Х	Х	Х	Н	Н	Н	Н			
Х	Н	Х	Х	Х	н	Н	Н	Н			
Х	Х	L	Х	Х	н	Н	Н	Н			
L	L	Н	L	L	L	Н	Н	Н			
L	L	Н	L	Н	н	L	Н	Н			
L	L	н	н	L	н	Н	L	н			
L	L	Н	Н	Н	н	Н	Н	L			

	I	NPUTS	8			PUTS		
С	ONTRO	DL	SEL	ECT		001	-015	
G	2G	SD	2B	2A	2Y0	2Y1	2Y2	2Y3
Н	Х	Х	Х	Х	Н	Н	Н	Н
Х	Н	Х	Х	Х	н	Н	Н	Н
Х	Х	L	Х	Х	н	Н	н	н
L	н	Н	L	L	L	Н	н	н
L	н	Н	L	Н	н	L	н	н
L	Н	Н	н	L	н	Н	L	Н
L	Н	Н	Н	Н	н	Н	Н	L

NOTE: For a 3-line to 8-line decoder, the following pins must be shorted: $1\overline{G}$ to 2G, 1A to 2A and 1B to 2B.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{bat} Supply voltage range, V _{CC}	
Supply voltage V _{CC} with respect to V _{bat}	
Input voltage range, V ₁	
Off-state output voltage range at VS	–0.5 V to 7 V
Voltage range applied to any Y output in the power-off state	–0.5 V to 7 V
Voltage applied to any Y output in the power-off state with respect to V _{bat}	0.5 V
Operating free-air temperature range	0°C to 70°C
Storage temperature range	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability



recommended operating conditions

			MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	V	
V _{bat}	Supply voltage		4.5	5	5.5	V
VIH	High-level input voltage	2			V	
VIL	Low-level input voltage			0.8	V	
Iк	Input clamp current			-18	mA	
ЮН	High-level output current				-400	μA
	Levelse standard summer	Y outputs			8	
IOL	Low-level output current	VS outputs			20	mA
tt	Input transition time	0		10	ns/V	
TA	Operating free-air temperature	0		70	°C	

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TES	TEST CONDITIONS					
VIK		$V_{CC} = 4.5 V,$	I _I = -18 mA		-1.2	V		
V _{OH}			I _{OH} = – 20 μA	4.4				
		$V_{bat} = V_{CC} = 4.5 V$	I _{OH} = - 400 μA	3.5		V		
		$V_{bat} = 2 V, V_{CC} = 0,$	l _{OH} = – 50 μA	1.8				
	All except VS		$I_{OL} = 4 \text{ mA}$		0.4			
VOL	All except VS	$V_{bat} = V_{CC} = 4.5 V$	I _{OL} = 8 mA		0.4 V 0.4 V 0.5 V 1 V 55 V 100 μA ±20 μA ±20 μA 1 μA -200 mA 3 mA 1 10 20 μA			
	VS	$V_{bat} = V_{CC} = 4.5 V,$	I _{OL} = 20 mA		1			
∨ _T ‡				3.65		V		
lj		$V_{bat} = V_{CC} = 5.5 V,$	V _I = 5.5 V		100	μΑ		
IIН		$V_{bat} = V_{CC} = 5.5 V,$	V _I = 2.7 V		±20	μΑ		
Ι _Ι		$V_{bat} = V_{CC} = 5.5 V,$	V _I = 0.5 V		±20	μA		
IOH	VS	$V_{bat} = 4.5 V,$	VCC = 0		1	μΑ		
۱ ₀ §		$V_{bat} = V_{CC} = 5.5 V,$	V _O = 2.25 V	-30	-200	mA		
			Outputs high		3			
ICC		$V_{bat} = V_{CC} = 5.5 V$	Outputs low		3	mA		
		V _{bat} = 2.5 V,	$V_{CC} = 0$	1	10			
lbat			Outputs high		20	μA		
	$V_{bat} = V_{CC} = 5.5 V$	Outputs low		3	mA			
Ci		$V_{bat} = V_{CC} = 5 V,$	V _I = 0 or 3 V	4		pF		
~	Any Y			6.5		- 5		
Co	VS	$V_{\text{bat}} = V_{\text{CC}} = 0$		5		pF		

[†] All typical values are at V_{CC} = 5 V, T_A = 25°C.

 \ddagger This value represents the V_{CC} monitor threshold voltage. Typical range is from 3.5 V to 3.8 V.

§ This output condition has been chosen to produce a current that closely approximates one half of the short-circuit output current, IOS. Not more than one output should be tested at a time, and the duration of the test should not exceed one second.




switching characteristics (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, C _L = 50 pF, R1 = 500 Ω, R2 = 500 Ω, T _A = 25°C		, , ,	$V_{CC} = 4.5 V \text{ to } 5.5 V,$ $C_{L} = 50 \text{ pF},$ $R1 = 500 \Omega,$ $R2 = 500 \Omega,$ $T_{A} = \text{MIN to MAX}^{\dagger}$ $K \text{MIN MAX}$		UNIT
toru			1	5	10	1	12	ns
^t PLH	A or B	Any Y	1	5	10	1	12	
^t PHL	Nor B	7 (1) 1	2	5.8	10	2	12	
^t PLH	Any G	Arres	1	4.5	9	1	10	
^t PHL	Any G	Any Y	2	5.5	9	2	11	ns
^t PLH	SD	Any Y	2	6.5	11	2	12	
^t PHL	5D	Ally f	2	6.5	11	2	12	ns

switching characteristics (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, C _L = 50 pF, R1 = 500 Ω, R2 = 500 Ω, T _A = 25°C			$V_{CC} = 4.5$ $C_{L} = 50 \text{ pF}$ $R1 = 500 \Omega$ $R2 = 500 \Omega$ $T_{A} = \text{MIN to}$	UNIT	
			MIN	TYP	MAX	MIN	MAX	
^t PLH	N	Anna V	10	25	50	10	250	
^t PHL	Vcc	Any Y	15	45	100	15	250	ns
^t PLH	Vaa	VS	10	28	50	10	250	
^t PHL	Vcc	VS	20	50	100	20	250	ns


[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.





APPLICATION INFORMATION

A typical application circuit for a battery-buffered memory in a microcomputer system is shown in Figure 1 which uses the SN74BCT2414. When power fails, the supply-voltage supervisor (TL7705) resets the microcomputer and disables the memory by switching the shutdown input SD of the memory decoder to a logic zero. All memory decoder outputs are forced to a logic one. Abnormal write commands from the microprocessor, which may be issued during further voltage breakdown, no longer affect the contents of the memory. When the system supply voltage becomes lower than approximately 3.65 V, the voltage monitor inside the SN74BCT2414 memory decoder disconnects the input buffers of this circuit from the decoding logic internally and keeps all outputs at a logic one. The VS output is also switched off, disconnecting the system supply voltage from the memory circuits. During this low-voltage condition, the memory decoder and the memory circuits are supplied by the battery.



For further information on this device, please contact factory.

Figure 1. Memory System With Battery Backup





6-Feb-2020

PACKAGING INFORMATION

Orderable Dev	vice	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
		(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
SN74BCT2414	DW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	BCT2414	Samples
SN74BCT2414	4N	ACTIVE	PDIP	Ν	20	20	Pb-Free (RoHS)	NIPDAU	N / A for Pkg Type	0 to 70	SN74BCT2414N	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

PACKAGE OPTION ADDENDUM

6-Feb-2020

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



DW0020A



PACKAGE OUTLINE

SOIC - 2.65 mm max height

SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



DW0020A

EXAMPLE BOARD LAYOUT

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DW0020A

EXAMPLE STENCIL DESIGN

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated