

SBVS036B - SEPTEMBER 2003 - REVISED MARCH 2006

1.2A PWM High-Side Driver for Solenoids, Coils, Valves, Heaters, and Lamps

FEATURES

HIGH OUTPUT DRIVE: 1.2A

WIDE SUPPLY RANGE: +8V to +32V

COMPLETE FUNCTION:

PWM Output

Adjustable Internal Oscillator: 500Hz to 100kHz

Digitally Controlled Input

Adjustable Delay and Duty Cycle

Over-Current Indicator Flag

• FULLY PROTECTED:

Thermal Shutdown with Indicator Flag

Internal Current Limit

■ PACKAGE: HTSSOP-14 Surface-Mount PowerPAD™

APPLICATIONS

- ELECTROMECHANICAL DRIVERS: Solenoids, Valves, Positioners, Actuators, Relays, Power Contactor Coils, Heaters, and Lamps
- FLUID AND GAS FLOW SYSTEMS
- FACTORY AUTOMATION
- PART HANDLERS AND SORTERS
- PHOTOGRAPHIC PROCESSING
- ENVIRONMENTAL MONITORING AND HVAC
- THERMOELECTRIC COOLERS
- MOTOR SPEED CONTROLS
- SOLENOID PROTECTORS
- MEDICAL ANALYZERS

DESCRIPTION


The DRV104 is a DMOS, high-side power switch employing a pulse-width modulated (PWM) output. Its rugged design is optimized for driving electromechanical devices such as valves, solenoids, relays, actuators, and positioners. It is also ideal for driving thermal devices such as heaters, coolers, and lamps. PWM operation conserves power and reduces heat rise, resulting in higher reliability. In addition, adjustable PWM allows fine control of the power delivered to the load. Time from dc-to-PWM output and oscillator frequency are externally adjustable.

Separate supply pins for the circuit and driver transistor allow the output to operate on a different supply than the rest of the circuit.

The DRV104 can be set to provide a strong initial solenoid closure, automatically switching to a soft hold mode for power savings. The duty cycle can be controlled by a resistor, analog voltage, or a digital-to-analog (D/A) converter for versatility. The Status OK Flag pin indicates when thermal shutdown or over-current occurs.

The DRV104 is specified for -40°C to +85°C at its case. The exposed lead frame must be soldered to the circuit board.

Status OK





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.



ABSOLUTE MAXIMUM RATINGS(1)

Supply Voltage V _S , V _{PS1} , V _{PS2} ⁽²⁾	+40V
Input Voltage, Master, SYNC	
PWM Adjust Input	
Delay Adjust Input	
Frequency Adjust Input	
Status OK Flag and OUT	0.2V to V _S ⁽⁴⁾
Boot Voltage	V _S + 10V
Operating Temperature Range	55°C to +125°C
Storage Temperature	65°C to +150°C
Junction Temperature	+150°C

NOTES: (1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. (2) See the Bypass section for discussion about operating near the maximum supply. (3) Higher voltage may be applied if current is limited to 2mA. (4) Status OK flag will internally current limit at about 10mA.

ELECTROSTATIC DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.


ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PACKAGE/ORDERING INFORMATION(1)

PRODUCT	PACKAGE-LEAD	PACKAGE DESIGNATOR	SPECIFIED TEMPERATURE RANGE	PACKAGE MARKING	ORDERING NUMBER	TRANSPORT MEDIA, QUANTITY
DRV104	PowerPAD HTSSOP-14	PWP "	-40°C to +85°C	DRV104 "	DRV104PWP DRV104PWPR	Rails, 90 Tape and Reel, 2000

NOTE: (1) For the most current package and ordering information, see the Package Option Addendum located at the end of this document, or see the TI web site at www.ti.com.

LOGIC BLOCK DIAGRAM





ELECTRICAL CHARACTERISTICS


At T_C = +25°C, V_S = V_{PS} = +24V, Load = 100 Ω , 4.99k Ω Status OK flag pull-up to +5V, Boot capacitor = 470pF, Delay Adj Capacitor (C_D) = 100pF to GND, Osc Freq Adj Resistor = 191k Ω to GND, Duty Cycle Adj Resistor = 147k Ω to GND, and Master and SYNC open, unless otherwise noted.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
OUTPUT					
Output Saturation Voltage, Source	$I_{O} = 1A$		+0.45	+0.65	V
Current Limit(1)(7)	$I_{O} = 0.1A$	4.0	+0.05	+0.07	V
Current Limit ⁽¹⁾⁽⁷⁾ Leakage Current	DMOS Output Off, $V_{PS} = V_{S} = 32V$	1.2	2.0	2.6 10	A μA
DELAY TO PWM(3)	DC to PWM Mode			10	μιτ
Delay Equation ⁽⁴⁾	DC to PWIM Mode	Delay to PW	'M ≈ C _D • 10 ⁶ (C	l c_ in F • 1 24\	s
Delay Time	$C_D = 0.1 \mu F$	60	80 B	100	ms
Minimum Delay Time ⁽⁵⁾	$C_D = 0$		18		μs
DUTY CYCLE ADJUST					•
Duty Cycle Range			10 to 90		%
Duty Cycle Accuracy	50% Duty Cycle, 25kHz		±2	±5	%
vs Supply Voltage	50% Duty Cycle, $V_S = V_{PS} = 8V$ to 32V		±2		%
Nonlinearity ⁽⁶⁾	10% to 90% Duty Cycle		1		% FSR
DYNAMIC RESPONSE					
Output Voltage Rise Time	$V_O = 10\%$ to 90% of V_{PS}		1	2	μs
Output Voltage Fall Time	$V_O = 90\%$ to 10% of V_{PS}		0.2	2	μs
SYNC Output Rise Time	$V_{SYNC} = 10\% \text{ to } 90\%$		0.5	2	μs
SYNC Output Fall Time	V _{SYNC} = 10% to 90%		0.5 0.5 to 100	2	μs kHz
Oscillator Frequency Range Oscillator Frequency Accuracy	External Adjust R _{FREQ} = 191kΩ	20	25	30	kHz
STATUS OK FLAG	17FREQ = 1011/22	20	20	30	KIIZ
Normal Operation	20kΩ Pull-Up to +5V	+4.5	+5		V
Fault ⁽⁷⁾	4.99kΩ Pull-Up to +5V	74.5	+0.45	+0.6	V
Over-Current Flag: Set—Delay	1.00kg 1 dii Op to 100		5	10.0	μs
INPUT ⁽²⁾					•
V _{INPUT} Low		0		+1.2	V
V _{INPUT} High		+2.2		+5.5	V
I _{INPUT} Low (output disabled)	$V_{INPUT} = 0V$		0.01	1	μΑ
I _{INPUT} High (output enabled)	$V_{INPUT} = +4.5V$		0.01	1	μΑ
Propagation Delay	On to Off and Off to On, INPUT to OUT		2.2		μs
(master mode)	On to Off and Off to On, INPUT to SYNC		0.4		μs
MASTER INPUT					
V _{MSTR} Low		0		+1.2	V
V _{MSTR} High	\\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	+2.2	45	+5.5	V
I _{MSTR} Low (slave mode)	$V_{INPUT} = 0V$ $V_{INPUT} = +4.5V$		15 15	25 25	μA μA
I _{MSTR} High (master mode) SYNC INPUT	VINPUT = T4.5V		13	23	μΑ
V _{SYNC} Low		0		+1.2	V
V _{SYNC} Low		+2.2		+5.5	V
I _{MSTR} Low (OUT disabled in slave mode)	$V_{INPUT} = 0V$		0.01	1	μA
I _{MSTR} High (OUT disabled in slave mode)	$V_{INPUT} = +4.5V$		0.01	1	μA
Propagation Delay	On to Off and Off to On, SYNC to OUT (slave)		2.2		μs
SYNC OUTPUT ⁽⁹⁾					
V _{OL} Sync	$I_{SYNC} = 100\mu A \text{ (sinking)}$		0.1	0.3	V
V _{OH} Sync	$I_{SYNC} = 100\mu A$ (sourcing)	+4.0	+4.2		V
THERMAL SHUTDOWN					
Junction Temperature			400		
Shutdown			+160		°C
Reset from Shutdown			+140		°C
POWER SUPPLY			.04		,,
Specified Operating Voltage		. 0	+24	133	V V
Operating Voltage Range Quiescent Current (V _S)	I _O = 0	+8	0.6	+32 1	mA
(0)	10 = 0		0.0	'	IIIA
TEMPERATURE RANGE Specified Range		-40		+85	°C
Operating Range		-40 -55		+65	°C
Storage Range		-65		+150	°C
Thermal Resistance, $\theta_{JA}^{(8)}$					
HTSSOP-14 with PowerPAD			37.5		°C/W

NOTES: (1) Output current resets to zero when current limit is reached. (2) Logic high enables output (normal operation). (3) Constant dc output to PWM (Pulse-Width Modulated) time. (4) Maximum delay is determined by an external capacitor. Pulling the Delay Adjust Pin low corresponds to an infinite (continuous) delay. (5) Connecting the Delay Adjust pin to +5V reduces delay time to 3 μ s. (6) V_{IN} at pin 1 to percent of duty cycle at pins 6 and 7. (7) Flag indicates fault from overtemperature or over-current conditions. (8) $\theta_{JA} = 37.5^{\circ}$ C/W measured on JEDEC standard test board. $\theta_{JC} = 2.07^{\circ}$ C/W. (9) SYNC output follows power output in master mode. Power output follows SYNC input in slave mode.



PIN CONFIGURATION




PIN DESCRIPTIONS


PIN	NAME	DESCRIPTION
1	Duty Cycle Adjust	Internally, this pin connects to the input of a comparator and a (2.75 x I _{REF}) current source from V _S . The voltage at this node linearly sets the duty cycle. The duty cycle can be programmed with a resistor, analog voltage, or the voltage output of a D/A converter. The active voltage range is from 1.3V to 3.9V to facilitate the use of single-supply control electronics. At 3.56V, the output duty cycle is near 90%. At 1.5V, the output duty cycle is near 10%. Internally, this pin is forced to 1.24V. No connection is required when the device is in slave mode.
2	Delay Adjust	This pin sets the duration of the initial 100% duty cycle before the output goes into PWM mode. Leaving this pin floating results in a delay of approximately 18µs, which is internally limited by parasitic capacitance. Minimum delay may be reduced to less than 3µs by tying the pin to 5V. This pin connects internally to a 15µA current source from V _S and to a 2.6V threshold comparator. When the pin voltage is below 2.6V, the output device is 100% On. The PWM oscillator is not synchronized to the Input (pin 1), so the duration of the first pulse may be any portion of the programmed duty cycle. No connection is required when the device is in slave mode.
3	Oscillator Frequency Adjust	PWM frequency is adjustable. A resistor to ground sets the current I_{REF} and the internal PWM oscillator frequency. A range of 500Hz to 100kHz can be achieved with practical resistor values. Although oscillator frequency operation below 500Hz is possible, resistors higher than $10M\Omega$ will be required. The pin then becomes a very high-impedance node and is, therefore, sensitive to noise pickup and PCB leakage currents. Resistor connection to this pin in slave mode sets the frequency at which current limit reset occurs.
4	Master	With no connection, this pin is driven to 5V by an internal 15µA current source. In this mode the device is the master and the SYNC pin becomes a 0V to 4.2V output, which is High when the power device is on. When the Master/Input is 0V, the SYNC pin is an input. In slave mode, the output follows the SYNC pin; the output is High when SYNC is High.
5	воот	The bootstrap capacitor between this pin and the output, supplies the charge to provide the V_{GS} necessary to turn on the power device. C_{BOOT} should be larger than 100pF. Use of a smaller C_{BOOT} may slow the output rise time, device is specified and tested with 470pF.
6, 7	OUT1, OUT2	The output is the source of a power DMOS transistor with its drain connected to V_{PS} . Its low on-resistance (0.45 Ω typ) assures low power dissipation in the DRV104. Gate drive to the power device is controlled to provide a slew-rate limited rise-and-fall time. This reduces the radiated RFI/EMI noise. A flyback diode is needed with inductive loads to conduct the load current during the off cycle. The external diode should be selected for low forward voltage and low storage time. The internal diode should not be used as a flyback diode. If devices are connected in parallel, the outputs must be connected through individual diodes. Devices are current-limit protected for shorts to ground, but not to supply.
8, 9	V _{PS} 1, V _{PS} 2	These are the load power-supply pins to the drain of the power device. The load supply voltage may exceed the voltage at pin 10 by 5V, but must not exceed 37V.
10	+V _S	This is the power-supply connection for all but the drain of the power device. The operating range is 8V to 32V.
11	GND	This pin must be connected to the system ground for the DRV104 to function. It does not carry the load current when the power DMOS device is switched on.
12	SYNC	The SYNC pin is a 0V to 4.2V copy of the output when the Master/Slave pin is High. As an output, it can supply 100μ A with $1k\Omega$ output resistance. At 2mA, it current limits to either 4.2V or 0V. When the Master pin is Low, it is an input and the threshold is 2V. SYNC output follows power output in master mode, and is not affected by thermal or current-limit shutdown. Power output follows SYNC input in slave mode.
13	Status OK Flag	Normally High (active Low), a Flag Low signals either an over-temperature or over-current fault. A thermal fault (thermal shutdown) occurs when the die surface reaches approximately 160°C and latches until the die cools to 140°C. This output requires a pull-up resistor and it can typically sink 2mA, sufficient to drive a low-current LED. Sink current is internally limited at 10mA, typical.
14	Input	The input is compatible with standard TTL levels. The device becomes enabled when the input voltage is driven above the typical switching threshold, 1.8V; below this level, the device is disabled. Input current is typically 1μ A when driven High and 1μ A when driven Low. The input should not be directly connected to the power supply (V_S) or damage will occur.





TYPICAL CHARACTERISTICS


At T_C = +25°C and V_S = +24V, unless otherwise noted.






















TYPICAL CHARACTERISTICS (Cont.)


At T_C = +25°C and V_S = +24V, unless otherwise noted.
















BASIC OPERATION

The DRV104 is a high-side, DMOS power switch employing a PWM output for driving electromechanical and thermal devices. Its design is optimized for two types of applications: as a 2-state driver (open/close) for loads such as solenoids and actuators; and a linear driver for valves, positioners, heaters, and lamps. Its low 0.45Ω On resistance, small size, adjustable delay to PWM mode, and adjustable duty cycle make it suitable for a wide range of applications.

Figure 1 shows the basic circuit connections to operate the DRV104. A $1\mu F$ ($10\mu F$ when driving high current loads) or larger ceramic bypass capacitor is recommended on the power-supply pin.

Control input (pin 14) is level-triggered and compatible with standard TTL levels. An input voltage between +2.2V and +5.5V turns the device's output On, while a voltage of 0V to +1.2V shuts the DRV104's output Off. Input bias current is typically 1 μ A. Delay Adjust (pin 2) and Duty Cycle Adjust (pin 1) allow external adjustment of the PWM output signal. The Delay Adjust pin can be left floating for minimum delay to PWM mode (typically 18 μ s) or a capacitor can be used

to set a longer delay time. A resistor, analog voltage, or a voltage from a D/A converter can be used to control the duty cycle of the PWM output. The D/A converter must be able to sink a current of 2.75 • I_{REF} (I_{REF} = V_{REF}/R_{FREQ}).

Figure 2 illustrates a typical timing diagram with the Delay Adjust pin connected to a 4.7nF capacitor, the duty cycle set to 75%, and oscillator frequency set to 1kHz. See the Adjustable and Adjustable Delay Time section for equations and further explanation. Ground (pin 11) must be connected to the system ground for the DRV104 to function. The load (relay, solenoid, valve, etc.) should be connected between the ground and the output (pins 6, 7). For an inductive load, an external flyback diode is required, as shown in Figure 1. The diode maintains continuous current flow in the inductive load during Off periods of PWM operation. For remotely located loads, the external diode is ideally located next to the DRV104. The internal ESD clamp diode between the output and ground is not intended to be used as a "flyback diode." The Status OK Flag (pin 13) provides fault status for overcurrent and thermal shutdown conditions. This pin is active Low with an output voltage of typically +0.48V during a fault condition.




FIGURE 1. DRV104 Basic Circuit Connections.




FIGURE 2. Typical Timing Diagram.



APPLICATIONS INFORMATION

POWER SUPPLY

The DRV104 operates from a single +8V to +32V supply with excellent performance. Most behavior remains unchanged throughout the full operating voltage range. Parameters that vary significantly with operating voltage are shown in the Typical Characteristics.

ADJUSTABLE DELAY TIME (INITIAL 100% DUTY CYCLE)

A unique feature of the DRV104 is its ability to provide an initial constant DC output (100% duty cycle) and then switch to PWM mode output to save power. This function is particularly useful when driving solenoids that have a much higher pull-in current requirement than continuous-hold requirement.

The duration of this constant DC output (before PWM output begins) can be externally controlled by a capacitor connected from Delay Adjust (pin 2) to ground according to Equation 1:

Delay Time
$$\approx (C_D \cdot 10^6)/1.24$$
 (1) (time in seconds, C_D in Farads)

Leaving the Delay Adjust pin open results in a constant output time of approximately 18µs. The duration of this initial output can be reduced to less than 3µs by connecting the pin to 5V. Table I provides examples of delay times (constant output before PWM mode) achieved with selected capacitor values.

The internal Delay Adjust circuitry is composed of a 3μ A current source and a 2.6V comparator, as shown in Figure 3. Thus, when the pin voltage is less than 2.6V, the output device is 100% On (DC output mode).

OSCILLATOR FREQUENCY ADJUST

The DRV104 PWM output frequency can be easily programmed over a wide range by connecting a resistor (R_{FREQ}) between Osc Freq Adj (pin 3) and ground. A range of 500Hz to 100kHz can be achieved with practical resistor values, as shown in Table II. Refer to the PWM Frequency vs R_{FREQ} plot shown in Figure 4 for additional information. Although oscillator frequency operation below 500Hz is possible, resistors higher than $10 M \Omega$ will be required. The pin becomes a very high impedance node and is therefore sensitive to noise

INITIAL CONSTANT OUTPUT DURATION	C _D
3μs	Pin 2 Tied to +5V
18µs	Pin 2 Open
81µs	100pF
0.81ms	1nF
8.1ms	10nF
81ms	100nF
0.81s	1μF
8.1s	10μF

TABLE I. Delay Adjust Times.

pickup and PCB leakage currents if very high resistor values are used. Refer to Figure 3 for a simplified circuit of the frequency adjust input.

The DRV104's adjustable PWM output frequency allows it to be optimized for driving virtually any type of load.




FIGURE 3. Simplified Delay Adjust and Frequency Adjust Inputs.

OSCILLATOR FREQUENCY (Hz)	R _{FREQ} (nearest 1% values) (Ω)
100k	47.5k
50k	100k
25k	191k
10k	499k
5k	976M
500	10M

TABLE II. Oscillator Frequency Resistance.




FIGURE 4. Using a Resistor to Program Oscillator Frequency.

When switching a high-load current, 100pF capacitors in parallel with R_{FREQ} are recommended to maintain a clean output switching waveform and duty cycle, see Figure 5.






FIGURE 5. Output Waveform at High Load Current.

ADJUSTABLE DUTY CYCLE (PWM MODE)

The DRV104's externally adjustable duty cycle provides an accurate means of controlling power delivered to a load. Duty cycle can be set over a range of 10% to 90% with an external resistor, analog voltage, or the voltage output of a D/A converter. A low duty cycle results in reduced power dissipation in the load. This keeps the DRV104 and the load cooler, resulting in increased reliability for both devices.

Resistor Controlled Duty Cycle

Duty cycle is easily programmed by connecting a resistor (R_{PWM}) between Duty Cycle Adjust (pin 1) and ground. High resistor values correspond to high duty cycles. At 100kHz, the range of adjustable duty cycle is limited to 10% to 70%. Table III provides resistor values for typical duty cycles. Resistor values for additional duty cycles can be obtained from Figure 6.

DUTY CYCLE	R _{PWM} (Ω) (Nearest 1% Values)							
(%)	5kHz	25kHz	100kHz					
10	412k	84.5k	25.5k					
20	487k	97.6k	28.7k					
30	562k	113k	31.6k					
40	649k	130k	35.7k					
50	715k	147k	39.2k					
60	787k	162k	43.2k					
70	887k	174k	44.9k					
80	953k	191k	_					
90	1050k	205k	_					

TABLE III. Duty Cycle Adjust Resistance.




FIGURE 6. Using a Resistor to Program Duty Cycle.

Voltage Controlled Duty Cycle

The duty cycle can also be programmed by analog voltage V_{PWM} . With $V_{PWM} \approx 3.59 V$, the duty cycle is about 90%. Decreasing this voltage results in decreased duty cycles. Table IV provides V_{PWM} values for typical duty cycles. Figure 7 shows the relationship of duty cycle versus V_{PWM} and its linearity.




FIGURE 7. Using a Voltage to Program Duty Cycle.

DUTY CYCLE (%)	V _{PWM} (V)
10	1.501
20	1.773
40	2.296
60	2.813
80	3.337
90	3.589

TABLE IV. Duty Cycle Adjust Voltage.





The Duty Cycle Adjust pin is internally driven by an oscillator frequency dependent current source and connects to the input of a comparator, as shown in Figure 8. The DRV104's PWM adjustment is inherently monotonic; that is, a decreased voltage (or resistor value) always produces an decreased duty cycle.




FIGURE 8. Simplified Duty Cycle Adjust Input.

STATUS OK FLAG

The Status OK Flag (pin 13) provides a fault indication for over-current and thermal shutdown conditions. During a fault condition, the Status OK Flag output is driven Low (pin voltage typically drops to 0.45V). A pull-up resistor, as shown in Figure 9, is required to interface with standard logic. Figure 9 also gives an example of a non-latching fault monitoring circuit, while Figure 10 provides a latching version. The Status OK Flag pin can sink up to 10mA, sufficient to drive external logic circuitry, a reed relay, or an LED (as shown in Figure 11) to indicate when a fault has occurred. In addition, the Status OK Flag pin can be used to turn off other DRV104s in a system for chain fault protection.

Over-Current Fault

An over-current fault occurs when the PWM peak output current is greater than typically 2.0A. The Status OK flag is not latched. Since current during PWM mode is switched on and off, the Status OK flag output will be modulated with PWM timing (see the Status OK flag waveforms in the Typical Characteristics).

Avoid adding capacitance to pins 6, 7 (OUT) because this can cause momentary current limiting.

Over-Temperature Fault

A thermal fault occurs when the die reaches approximately 160°C, producing an effect similar to pulling the input low. Internal shutdown circuitry disables the output. The Status OK Flag is latched in the Low state (fault condition) until the die has cooled to approximately 140°C.




FIGURE 9. Non-Latching Fault Monitoring Circuit.




FIGURE 10. Latching Fault Monitoring Circuit.




FIGURE 11. Using an LED to Indicate a Fault Condition.



PACKAGE MOUNTING

Figure 12 provides recommended printed circuit board (PCB) layouts for the PowerPAD HTSSOP-14 package. The metal pad of the PowerPAD HTSSOP-14 package is electrically isolated from other pins and ideally should be connected to a ground. For reliable operation, the PowerPAD must be directly soldered to a circuit board, as shown in Figure 13. Increasing the heat-sink copper area improves heat dissipation. Figure 14 shows typical junction-to-ambient thermal resistance as a function of the PCB copper area.




FIGURE 13. PowerPAD Heat Transfer.




FIGURE 14. Heat-Sink Thermal Resistance vs PCB Copper Area.

POWER DISSIPATION

The DRV104 power dissipation depends on power supply, signal, and load conditions. Power dissipation (P_D) is equal to the product of output current times the voltage across the conducting DMOS transistor times the duty cycle. Using the lowest possible duty cycle necessary to assure the required hold force can minimize power dissipation in both the load and in the DRV104. At 1A, the output DMOS transistor on-resistance is $0.45\Omega,$ increasing to 0.65Ω at current limit.




FIGURE 12. Recommended PCB Layout.

At very high oscillator frequencies, the energy in the DRV104's linear rise and fall times can become significant and cause an increase in P_{D}

THERMAL PROTECTION

Power dissipated in the DRV104 causes its internal junction temperature to rise. The DRV104 has an on-chip thermal shutdown circuitry that protects the IC from damage. The thermal protection circuitry disables the output when the junction temperature reaches approximately +160°C, allowing the device to cool. When the junction temperature cools to approximately +140°C, the output circuitry is again enabled. Depending on load and signal conditions, the thermal protection circuit may cycle on and off. This limits the dissipation of the driver but may have an undesirable effect on the load.

Any tendency to activate the thermal protection circuit indicates excessive power dissipation or an inadequate heat sink. For reliable operation, junction temperature should be limited to a maximum of +125°C. To estimate the margin of safety in a complete design (including heat-sink), increase the ambient temperature until the thermal protection is triggered. Use worst-case load and signal conditions. For good reliability, thermal protection should trigger more than 35°C above the maximum expected ambient condition of your application. This produces a junction temperature of 125°C at the maximum expected ambient condition.

The internal protection circuitry of the DRV104 is designed to protect against overload conditions. It is not intended to replace proper heat sinking. Continuously running the DRV104 into thermal shutdown will degrade device reliability.

HEAT SINKING

Most applications do not require a heat-sink to assure that the maximum operating junction temperature (125°C) is not exceeded. However, junction temperature should be kept as low as possible for increased reliability. Junction temperature can be determined according to the following equations:

$$T_{I} = T_{A} + P_{D}\theta_{IA} \tag{3}$$

$$\theta_{\mathsf{IA}} = \theta_{\mathsf{IC}} + \theta_{\mathsf{CH}} + \theta_{\mathsf{HA}} \tag{4}$$

where:

 T_J = Junction Temperature (°C)

 T_A = Ambient Temperature (°C)

P_D = Power Dissipated (W)

 $\theta_{\rm JC}$ = Junction-to-Case Thermal Resistance (°C/W)

 $\theta_{\rm CH}$ = Case-to-Heat Sink Thermal Resistance (°C/W)

 θ_{HA} = Heat Sink-to-Ambient Thermal Resistance (°C/W)

 θ_{JA} = Junction-to-Air Thermal Resistance (°C/W)

Using a heat sink significantly increases the maximum allowable power dissipation at a given ambient temperature.

The answer to the question of selecting a heat-sink lies in determining the power dissipated by the DRV104. For DC output into a purely resistive load, power dissipation is simply the load current times the voltage developed across the conducting output transistor times the duty cycle. Other loads are not as simple. (For further information on calculating power dissipation, refer to Application Bulletin SBFA002, available at www.ti.com.) Once power dissipation for an application is known, the proper heat-sink can be selected.

Heat-Sink Selection Example

A PowerPAD HTSSOP-14 package dissipates 2W. The maximum expected ambient temperature is 35°C. Find the proper heat-sink to keep the junction temperature below 125°C.

Combining Equations 1 and 2 gives:

$$T_{J} = T_{A} + P_{D}(\theta_{JC} + \theta_{CH} + \theta_{HA})$$
 (5)

T_J, T_A, and P_D are given. θ_{JC} is provided in the specification table: 2.07°C/W. θ_{CH} depends on heat sink size, area, and material used. Semiconductor package type and mounting can also affect θ_{CH} . A typical θ_{CH} for a soldered-in-place PowerPAD HTSSOP-14 package is 2°C/W. Now, solving for θ_{HA} :

$$\theta_{HA} = \frac{T_J - T_A}{P_D} - (\theta_{JC} + \theta_{CH})$$

$$\theta_{HA} = \frac{125^{\circ}C - 35^{\circ}C}{2W} - (2.07^{\circ}C/W + 2^{\circ}C/W)$$
 (6)

$$\theta_{HA} = 40.9$$
°C/W

To maintain junction temperature below 125°C, the heat-sink selected must have a θ_{HA} less than 40.9°C/W. In other words, the heat-sink temperature rise above ambient temperature must be less than 81.8°C (40.9°C/W • 2W).

Another variable to consider is natural convection versus forced convection air flow. Forced-air cooling by a small fan can lower θ_{CA} (θ_{CH} + θ_{HA}) dramatically.

As mentioned above, once a heat-sink has been selected, the complete design should be tested under worst-case load and signal conditions to ensure proper thermal protection.

RFI/EMI

Any switching system can generate noise and interference by radiation or conduction. The DRV104 is designed with controlled slew rate current switching to reduce these effects. By slowing the rise time of the output to $1\mu s$, much lower switching noise is generated.

Radiation from the DRV104-to-load wiring (the antenna effect) can be minimized by using twisted pair cable or by shielding. Good PCB ground planes are recommended for low noise and good heat dissipation. Refer to the Bypassing section for notes on placement of the flyback diode.



BYPASSING

A 1 μ F ceramic bypass capacitor is adequate for uniform duty cycle control when switching loads of less than 0.5A. Larger bypass capacitors are required when switching high-current loads. A 10 μ F ceramic capacitor is recommended for heavyduty (1.2A) applications. It may also be desirable to run the DRV104 and load driver on separate power supplies at high-load currents. Bypassing is especially critical near the absolute maximum supply voltage of 32V. In the event of a current overload, the DRV104 current limit responds in microseconds, dropping the load current to zero. With inadequate bypassing, energy stored in the supply line inductance can lift the supply sufficiently to exceed voltage breakdown with catastrophic results.

Place the flyback diode at the DRV104 end when driving long (inductive) cables to a remotely located load. This minimizes RFI/EMI and helps protect the output DMOS transistor from breakdown caused by dl/dt transients. Fast rectifier diodes such as epitaxial silicon or Schottky types are recommended for use as flyback diodes.

APPLICATIONS CIRCUITS

SINGLE AND MULTICHANNEL

The DRV104 can be used in a variety of ways with resistive and inductive loads. As a single-channel driver, it can be placed on one PC board or inside a solenoid, relay, actuator, valve, motor, heater, thermoelectric cooler, or lamp housing. In high-density systems, multichannel power drivers may be packed close together on a PC board. For these switching applications, it is important to provide power supply bypassing as close to the driver IC as possible to avoid crosscoupling of spikes from one circuit to another. Also, in some applications, it may be necessary to keep beat frequencies (sum and difference between DRV oscillators or between DRV oscillators and system clock frequencies) from interfering with low-level analog circuits that are located relatively near to the power drivers. Paralleling device outputs is not recommended as unequal load sharing and device damage will result.

BEAT FREQUENCIES IN NON-SYNCHRONIZED MULTICHANNEL SYSTEMS

In many multichannel systems, beat frequencies are of no consequence where each DRV uses its own internal oscillator.

Beat frequencies can be intentionally set up to be outside the measurement base-band to avoid interference in sensitive analog circuits located nearby. For example, with two DRV104s, a beat frequency of 22.5kHz can be established by setting one internal oscillator to a center of 62.5kHz and the other to 40kHz. Considering the specification of $\pm 20\%$ frequency accuracy, the beat could range from 2kHz (48kHz and 50kHz) to 43kHz (75kHz and 32kHz). By limiting the analog measurement bandwidth to 100Hz, for example, interference can be avoided.

BEAT FREQUENCY ELIMINATION—OPTIONAL SYNCHRONIZATION

The benefit of synchronization in multichannel systems is that measurement interference can be avoided in low-level analog circuits, particularly when physically close to the DRVs. Specifically, synchronization will accomplish the following:

- 1. Eliminate beat frequencies between DRVs or DRVs and the system clock.
- 2. Predict quiet or non-switching times.

Synchronization of DRV104s is possible by using one oscillator frequency for all DRVs. See Figure 15 for an example of one DRV internal oscillator as the master and the others as slaves. Also, one external clock can be used as the master and all the others as slaves.

PEAK SUPPLY CURRENT ELIMINATION—OPTIONAL SWITCHING SKEW

In many systems, particularly where only a few channels are used or low magnitude load currents are present, it is unnecessary to skew the switching times.

In some multichannel systems, where just PWM is used, without initial dc time delay, simultaneous switching of edges can cause large peak currents to be drawn from the main power supply. This is similar to that which occurs when multiple switching power supplies draw current from one power source.

Peak currents can be reduced by synchronizing oscillators and skewing switching edges. Synchronization has the added benefit of eliminating beat frequencies, as discussed above.

Skewing can be accomplished by using a polyphase clock approach, which intentionally delays the time that each DRV switches on PWM edges.

The DRV104 is useful for a variety of relay driver applications (see Figures 16 and 17), as well as valve drivers (see Figures 18 and 19).








FIGURE 15. Multichannel DRV104s, Synchronized with One as the Master and the Others as Slaves.




FIGURE 16. Time-Delay Relay Driver.




FIGURE 17. Remotely-Operated Solenoid Valve or Relay.




FIGURE 18. High-Power, Low-Side Driver.




FIGURE 19. Linear Valve Driver.





PACKAGE OPTION ADDENDUM

24-Aug-2018

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
DRV104PWP	ACTIVE	HTSSOP	PWP	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	DRV104	Samples
DRV104PWPR	ACTIVE	HTSSOP	PWP	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	DRV104	Samples
DRV104PWPRG4	ACTIVE	HTSSOP	PWP	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	DRV104	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

24-Aug-2018

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 12-Dec-2015

TAPE AND REEL INFORMATION





A0	<u> </u>
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DRV104PWPR	HTSSOP	PWP	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

www.ti.com 12-Dec-2015



*All dimensions are nominal

	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
I	DRV104PWPR	HTSSOP	PWP	14	2000	367.0	367.0	35.0	

PWP (R-PDSO-G14)

PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.15 per side.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com http://www.ti.com>.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.



PWP (R-PDSO-G14) PowerPAD™ SMALL PLASTIC OUTLINE

THERMAL INFORMATION

This PowerPADTM package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



·

Exposed Thermal Pad Dimensions

4206332-2/AO 01/16

NOTE: A. All linear dimensions are in millimeters

PowerPAD is a trademark of Texas Instruments



PWP (R-PDSO-G14)

PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:

- All linear dimensions are in millimeters.
- This drawing is subject to change without notice.
- Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PWP (R-PDSO-G14) PowerPAD™ SMALL PLASTIC OUTLINE

THERMAL INFORMATION

This PowerPADTM package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Exposed Thermal Pad Dimensions

Top View

4206332-44/AO 01/16

NOTE: A. All linear dimensions are in millimeters

🛕 Exposed tie strap features may not be present.

PowerPAD is a trademark of Texas Instruments



PWP (R-PDSO-G14)

PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:

- All linear dimensions are in millimeters.
- This drawing is subject to change without notice.
- Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.