


High Temperature (245 °C) Thick Film Chip Resistor



FEATURES

- High temperature (245 °C)
- Large ohmic value range 0.1 Ω to 100 M Ω
- Operating temperature range (-55 °C to +230 °C)
- SMD wraparound chip resistor
- Storage temperature range (-55 °C to +245 °C)
- Gold terminations for HMP process (< 1 μm thick) for temperature up to 245 °C
- Tin / silver terminations for operating temperature up to 200 °C
- Material categorization: for definitions of compliance please see www.vishay.com/doc?99912




DESIGN SUPPORT TOOLS

[click logo to get started](#)




For applications such as down hole applications or aircraft braking systems, the need for parts able to withstand very severe conditions (temperature as high as 230 °C powered or up to 245 °C un-powered) has led Vishay Sfernice to push out the limit of the thick film technology. Designers might read the application note “Power Dissipation Considerations in High Precision Vishay Sfernice Thin Film Chips Resistors and Arrays (P, PRA etc.) (High Temperature Applications)” (www.vishay.com/doc?53047) in conjunction with this data sheet to help them to properly design their PCBs and get the best performances of the CHPHT. Vishay Sfernice R&D engineers will be willing to support any customer design considerations.

DIMENSIONS in millimeters



CASE SIZE	A	B	C	D	E
	± 0.152	± 0.127	± 0.127	± 0.127	± 0.127
0603	1.60	0.90	0.38	0.31	0.40
0805	1.85	1.25	0.38	0.31	0.50
1206	3.00	1.73	0.38	0.40	0.50
2010	5.03	2.64	0.50	0.50	0.50

SUGGESTED LAND PATTERN (to IPC-7351A)



CASE SIZE	Z _{max.}	G _{min.}	X _{max.}
0603	2.15	0.39	1.03
0805	2.70	0.44	1.38
1206	3.85	1.59	1.85
2010	5.88	3.62	2.77



STANDARD ELECTRICAL SPECIFICATIONS							
MODEL	SIZE	RESISTANCE RANGE Ω	RATED POWER P_n W (at 230 °C)	LIMITING ELEMENT VOLTAGE V	MAX. OVERLOAD VOLTAGE V	TOLERANCE \pm %	TEMPERATURE COEFFICIENT \pm ppm/°C
CHPHT	0603	0.1 to 25M	0.0125	50	100	1, 2, 5	100, 200
CHPHT	0805	0.1 to 25M	0.02	150	300	1, 2, 5	100, 200
CHPHT	1206	0.1 to 50M	0.025	200	400	1, 2, 5	100, 200
CHPHT	2010	0.1 to 100M	0.1	200	400	1, 2, 5	100, 200

CLIMATIC SPECIFICATIONS	
Operating temperature range	-55 °C to +230 °C
Storage temperature range	-55 °C to +245 °C


MECHANICAL SPECIFICATIONS	
Substrate	Alumina
Technology	Thick film (Ruthenium oxyde)
Protection	0.5 $\Omega < R < 100$ M Ω : double organic coating R \leq 0.5 Ω : overglaze protection (no organic coating)
Terminations	N (W/A): SnAg over nickel barrier for temperature up to 200 °C G (W/A) type: Gold (< 1 μ m) over nickel barrier for temperature up to 245 °C

Note

- Refer to Application Note "Guidelines for Vishay Sfernice Resistive and Inductive Components" (document number: 52029) for recommended reflow profile. Profile #3 applies

BEST TOL. AND TCR VERSUS OHMIC VALUE		
TIGHTEST TOLERANCE	OHMIC VALUES	BEST TCR ppm/°C
1 % (F)	5 $\Omega < R < 10$ M	100 (K)
2 % (G)	1 $\Omega < R < R$ max.	200 (L)
5 % (J)	0.1 $\Omega < R < R$ max.	200 (L)

POWER DERATING CURVE



PACKAGING

ESD packaging available: Waffle pack and plastic tape and reel (low conductivity). Paper tapes available on request (ESD only). (For 0603, 0805, and 1206 only.)

SIZE	NUMBER OF PIECES PER PACKAGE		TAPE WIDTH
	WAFFLE PACK	TAPE AND REEL MIN. MAX.	
0603	100	100	5000
0805			4000
1206	140	2000	8 mm
2010	60		

PACKAGING RULES

Waffle Pack

Can be filled up to maximum quantity indicated in the table here above, taking into account the minimum order quantity. When quantity ordered exceeds maximum quantity of a single waffle pack, the waffle packs are stacked up on the top of each other and closed by one single cover.

To get "not stacked up" waffle pack in case of ordered quantity > maximum number of pieces per package: Please consult Vishay Sfernice for specific ordering code

Tape and Reel

Can be filled up to maximum quantity indicated in the table here above, taking into account the minimum order quantity. When quantity ordered is between the MOQ and the maximum reel capacity, only one reel is provided.

When several reels are needed for ordered quantity within MOQ and maximum reel capacity: Please consult Vishay Sfernice for specific ordering code


POPULAR OPTIONS

For any option it is recommended to consult Vishay Sfernice for availability first.


Option: Enlarged terminations:

For stringent and special power dissipation requirements, the thermal resistance between the resistive layer and the solder joint can be reduced using enlarged terminations chip resistors which are soldered on large and thick copper pads acting as heat sinks (see application note: "Power Dissipation in High Precision Vishay Sfernice Chip Resistors and Arrays (P Thin Film, PRA Arrays, CHP Thick Film)" (www.vishay.com/doc?53048)).

Option to order: 0063 (applies to size 1206/2010).

DIMENSIONS (Option 0063) in millimeters


CASE SIZE	A	B	E	D	F		
	MAX. TOL. +0.152 MIN. TOL. -0.152	MAX. TOL. +0.127 MIN. TOL. -0.127	MAX. TOL. +0.13 MIN. TOL. -0.13	MAX. TOL. +0.13 MIN. TOL. -0.13	NOMINAL	MIN.	MAX.
	NOMINAL	NOMINAL	NOMINAL	NOMINAL	NOMINAL	MIN.	MAX.
1206	3.06 (0.120)	1.60 (0.063)	0.40 (0.016)	1.22 (0.048)	0.63 (0.024)	0.50 (0.020)	0.76 (0.030)
2010	5.08 (0.200)	2.54 (0.100)	0.48 (0.019)	2.23 (0.088)	0.63 (0.024)	0.50 (0.020)	0.76 (0.030)

SUGGESTED LAND PATTERN (Option 0063)


CHIP SIZE	DIMENSIONS (in millimeters)		
	Z _{max.}	G _{min.}	X _{max.}
1206	3.91 (0.154)	0.50 (0.020)	1.73 (0.068)
2010	5.93 (0.233)	0.50 (0.020)	2.67 (0.105)



PERFORMANCE			
TESTS	CONDITIONS	REQUIREMENTS	TYPICAL VALUES AND DRIFTS
Termination adhesion	5N for 10 s	$\pm (0.25 \% + 0.05 \Omega)$	$< \pm 0.1 \%$
Resistance to solder heat	Immersion 10 s in Sn/Pb 60/40 at +260 °C	$\pm (0.25 \% + 0.05 \Omega)$	$< \pm 0.1 \%$
Rapid temperature change	5 cycles -55 °C to +155 °C	$\pm (0.25 \% + 0.05 \Omega)$	$< \pm 0.1 \%$
Climatic sequence	Phase A dry heat Phase B damp heat Phase C cold -55 °C Phase D damp heat 5 cycles	$\pm (1 \% + 0.05 \Omega)$	$< \pm 0.2 \%$
Humidity (steady state)	56 days	$\pm (1 \% + 0.05 \Omega)$	$< \pm 0.2 \%$
Moisture resistance	AEC-Q200 85 °C / 85 % RH / Pn 1000 h	3 % + 0.05 Ω	Max. $< 3 \% + 0.05 \Omega$
Short time overload	6.25 Pn for 2 s	$\pm (0.25 \% + 0.05 \Omega)$	$< \pm 0.1 \%$
Load life	1000 h at rated power at 230 °C	-	1 % max.
Shelf life	1000 h at 245 °C	-	1 % max.

GLOBAL PART NUMBER INFORMATION																	
Global Part Numbering: CHPHT0805K1001FGT																	
C	H	P	H	T	0	8	0	5	K	1	0	0	1	F	G	T	
GLOBAL MODEL	SIZE	TCR	VALUE	TOLERANCE	TERMINATION ⁽¹⁾	PACKAGING	OPTION										
CHPHT	0603 0805 1206 2010	K = 100 ppm L = 200 ppm	The first 3 digits are significant figures and the last digit specifies the number of zeros to follow. R designates decimal point 10R0 = 10 Ω 3901 = 3900 Ω 1004 = 1 M Ω	F = $\pm 1 \%$ G = $\pm 2 \%$ J = $\pm 5 \%$	N: SnAg over nickel barrier G: gold over nickel barrier	For more information see "Codification of packaging" table	Leave blank if no option										

Note

⁽¹⁾ N terminations for temperature up to 200 °C
G terminations for temperature up to 230 °C



CODIFICATION OF PACKAGING	
WAFFLE PACK	
W	100 min., 1 mult
WA	100 min., 100 mult (available only in size 1206)
PLASTIC TAPE (Standard for all sizes)	
T	100 min., 1 mult
TA	100 min., 100 mult
TB	250 min., 250 mult
TC	500 min., 500 mult
TD	1000 min., 1000 mult
TE	2500min., 2500 mult
TF	Full tape (quantity depending on size of chips)
PAPER TAPE (Available for 0603, 0805, and 1206. Please consult Vishay Sfernice for other sizes)	
PT	100 min., 1 mult
PA	100 min., 100 mult
PB	250 min., 250 mult
PC	500 min., 500 mult
PD	1000 min., 1000 mult
PE	2500min., 2500 mult
PF	Full tape (quantity depending on size of chips)

CODIFICATION OF OPTIONS ON TWO DIGITS			
OPTION	OPTION 2 DIGITS	OPTION	OPTION 2 DIGITS
..	..	0126	1A
0099	99	0127	1B
0100	0A	0128	1C
0101	0B
0102	0C	0320	8M
0103	0D	0321	8N
0104	0E	0322	8O
0105	0F	0323	8P
..	..	0324	8Q
0124	0Y	0325	8R
0125	0Z

CODIFICATION OF SIZES			
CODE 18	CODE 40	CODE 18	CODE 40
7	02016	M	22
8	0302	N	33
9	0402	O	44
A	0502	P	55
B	0505	Q	515
C	0603	R	48
D	0805	S	408
E	1005	T	816
F	1010	U	914
G	1020	V	073
H	1206	W	074
I	1505	X	100
J	2010	Y	135
K	2208	Z	182
L	2512		



Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[Vishay:](#)

[CHPHT0603K1000FGT](#) [CHPHT0603K1001FGT](#) [CHPHT0603K1002FGT](#) [CHPHT0603K1003FGT](#)
[CHPHT0603K1004FGT](#) [CHPHT0603L1R00GGT](#) [CHPHT0603LR100JGT](#) [CHPHT0805K1001FGT](#)
[CHPHT0805K1002FGT](#) [CHPHT0805K1003FGT](#) [CHPHT0805K1004FGT](#) [CHPHT0805K10R0FGT](#)
[CHPHT0603K49R9FNT](#) [CHPHT0603K1210FGT](#) [CHPHT0603K10R0FGT](#) [CHPHT0805K2002FGT](#)
[CHPHT0805K3833FGT](#) [CHPHT0805K4992FGT](#) [CHPHT0805K5621FGT](#) [CHPHT0805K8251FGT](#)
[CHPHT0805K1000FGT](#) [CHPHT0805K1501FGT](#) [CHPHT0805K3482FGT](#) [CHPHT0805K5110FGT](#)
[CHPHT0805K1782FGT](#) [CHPHT0805K4641FGT](#) [CHPHT0805K7500FGT](#) [CHPHT0603K2002FGT](#)
[CHPHT0805K2493FGT](#) [CHPHT0805K4991FGT](#) [CHPHT0603K2003FGT](#)