











TPS2561A-Q1

SLVSCC6A - MARCH 2014-REVISED JUNE 2014

# TPS2561A-Q1 Dual Channel Precision Automotive Adjustable **Current-Limited Power Switches**

#### **Features**

- AEC-Q100 Qualified
  - Device HBM ESD Classification Level H2
  - Device CDM ESD Classification Level C5
- Two separate current limiting channels
- Meets USB Current-Limiting Requirements
- Adjustable Current Limit, 250 mA-2.8 A (Typ.)
- Accurate 2.1A Min / 2.5A Max Setting
- Fast Short Circuit Response 3.5-µs (typ)
- Two 44-mΩ High-Side MOSFETs
- Operating Range: 2.5 V to 6.5 V
- 2-µA Maximum Standby Supply Current
- **Built-in Soft-Start**
- 15 kV / 8 kV System-Level ESD Capable

# **Applications**

Automotive USB Charging Ports

# 3 Description

The TPS2561A-Q1 is dual-channel power-distribution switch intended for automotive applications where precision current limiting is required or heavy capacitive loads and short circuits are encountered. These devices offer a programmable current-limit threshold between 250 mA and 2.8 A (typ) per channel via an external resistor. The power-switch rise and fall times are controlled to minimize current surges during turn on/off.


Each channel of the TPS2561A-Q1 devices limits the output current to a safe level by switching into a constant-current mode when the output load exceeds the current-limit threshold. The FAULTx logic output for each channel independently asserts low during overcurrent and over temperature conditions.

Use with the TPS2511-Q or TPS2513A-Q1 for a low loss, automotive qualified, USB Charging Port Solution capable of charging all of today's popular phones and tablets.

#### **Device Information**

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPS2561A-Q1	SON (10)	3.00mm x 3.00mm

## Typical Application as Power Switch of Dual Port Automotive USB Charge Port Solution





# **Table of Contents**

1	Features 1		9.2 Functional Block Diagram	
2	Applications 1		9.3 Feature Description	9
3	Description 1		9.4 Device Functional Mode	
4	Revision History2	10	Application and Implementation	1
5	Device Comparison Table		10.1 Application Information	1
6	Pin Functions and Configurations		10.2 Typical Application	1
7	Specifications	11	Power Supply Requirements	17
'	7.1 Absolute Maximum Ratings	12	Layout	18
	7.2 Handling Ratings		12.1 Layout Guidelines	18
	7.3 Recommended Operating Conditions		12.2 Layout Example	18
	7.4 Thermal Information	13	Device and Documentation Support	19
	7.5 Electrical Characteristics		13.1 Trademarks	19
	7.6 Typical Characteristics 6		13.2 Electrostatic Discharge Caution	19
8	Parameter Measurement Information		13.3 Glossary	19
9	Detailed Description         9           9.1 Overview         9	14	Mechanical, Packaging, and Orderable Information	19

# 4 Revision History

CI	hanges from Original (March 2014) to Revision A	Page
•	Changed Feature From: Accurate 2.1A Min / 2.5A Max Setting (Including Resistor) To: Accurate 2.1A Min / 2.5A Max Setting	
•	Changed I <sub>OS</sub> , Current-limit. to include additional R <sub>ILIM</sub> values.	
•	Changed Equation 1	1º
•	Changed the Designing Above a Minimum Current Limit section	12
•	Changed the Designing Below a Maximum Current Limit section	13




# 5 Device Comparison Table

DEVICE	MAXIMUM OPERATING CURRENT (A)	OUTPUTS	ENABLES	TYPICAL R <sub>DS(on)</sub> (mΩ)	PACKAGE
TPS2556-Q1	5	1	Active-low	22	SON-8 (DRB)
TPS2557-Q1	5	1	Active-high	22	SON-8 (DRB)
TPS2561A-Q1	2.5	2	Active-high	44	SON-10 (DRC)

# 6 Pin Functions and Configurations

# DRC PACKAGE (TOP VIEW)



### **Pin Functions**

	PIN	1/0	PEOCRIPTION
NAME	NUMBER	1/0	DESCRIPTION
EN1	4	1	Enable input, logic high turns on channel one power switch
EN2	5	I	Enable input, logic high turns on channel two power switch
GND	1		Ground connection; connect externally to PowerPAD
IN	2, 3	I	Input voltage; connect a 0.1 $\mu F$ or greater ceramic capacitor from IN to GND as close to the IC as possible.
FAULT1	10	0	Active-low open-drain output, asserted during overcurrent or overtemperature condition on channel one.
FAULT2	6	0	Active-low open-drain output, asserted during overcurrent or overtemperature condition on channel two
OUT1	9	0	Power-switch output for channel one
OUT2	8	0	Power-switch output for channel two
ILIM	7	0	External resistor used to set current-limit threshold; recommended 20 k $\Omega$ ≤ $R_{ILIM}$ ≤ 187 k $\Omega$ .
PowerPAD™	PAD		Internally connected to GND; used to heat-sink the part to the circuit board traces. Connect PowerPAD to GND pin externally.



# 7 Specifications

## 7.1 Absolute Maximum Ratings

over operating free-air temperature range unless otherwise noted (1) (2)

		MIN	MAX	UNIT	
	Voltage range on IN, OUTx, ENx, ILIM, FAULTx	-0.3	7	V	
	Voltage range from IN to OUTx	7	V		
	Continuous output current	Internally			
	Continuous FAULTx sink current		25	mA	
	ILIM source current	Internally	Internally Limited		
TJ	Maximum junction temperature	-40	Internally Limited	°C	

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) Voltages are referenced to GND unless otherwise noted.

# 7.2 Handling Ratings

			MIN	MAX	UNIT
T <sub>STG</sub>	Storage temperature range	-65	150	°C	
	Human Body Model (HBM)		2	kV	
V <sub>ESD</sub> <sup>(1)</sup>	Charged Device Model (CDM)	AEC-Q100 Classification Level C5		750	٧
	System level (contact/air)			8/15 <sup>(2)</sup>	kV

Electrostatic discharge (ESD) to measure device sensitivity and immunity to damage caused by assembly line electrostatic discharges in to the device.

## 7.3 Recommended Operating Conditions

		MIN	MAX	UNIT	
V <sub>IN</sub>	Input voltage, IN	2.5	6.5	V	
$V_{ENx}$	Enable voltage	0	6.5	V	
$V_{IH}$	High-level input voltage on ENx	1.1		V	
$V_{IL}$	Low-level input voltage on ENx		0.66	V	
$I_{OUTx}$	Continuous output current per channel, OUTx	0	2.5	Α	
	Continuous FAULTx sink current	0	10	mA	
$T_{J}$	Operating junction temperature	-40	125	°C	
R <sub>ILIM</sub>	Recommended resistor limit range	20	187	kΩ	

## 7.4 Thermal Information<sup>(1)</sup>

	THERMAL METRIC	TPS2561A-Q1	LINUT
	THERMAL METRIC	DRC (10 TERMINALS)	UNIT
$\theta_{JA}$	Junction-to-ambient thermal resistance	38.1	
$\theta_{JCtop}$	Junction-to-case (top) thermal resistance	40.5	
$\theta_{JB}$	Junction-to-board thermal resistance	13.6	°C/W
Ψлт	Junction-to-top characterization parameter	0.6	- C/VV
ΨЈВ	Junction-to-board characterization parameter	13.7	
$\theta_{JCbot}$	Junction-to-case (bottom) thermal resistance	3.4	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

<sup>(2)</sup> Surges per EN61000-4-2, 1999 applied between USB connection for V<sub>BUS</sub> and GND of the TPS2560EVM (HPA424, replacing TPS2560 with TPS2561A-Q1) evaluation module (documentation available on the Web.) These were the test level, no the failure threshold.



## 7.5 Electrical Characteristics

over recommended operating conditions,  $V_{ENx} = V_{IN}$  (unless otherwise noted)

	PARAMETER		TEST COND	ITIONS <sup>(1)</sup>	MIN	TYP	MAX	UNIT
POWER S	SWITCH							
_	Static drain-source on-state	$T_J = 25^{\circ}C$				44	50	O
r <sub>DS(on)</sub>	resistance per channel, IN to OUTx	–40°C ≤T <sub>J</sub> ≤125 °C					70	mΩ
4	Discriting output	V <sub>IN</sub> = 6.5 V			1.5	3	4	
t <sub>r</sub>	Rise time, output	$V_{IN} = 2.5 \text{ V}$ $C_{Lx} = 1 \mu\text{F}, R_{Lx} = 10$ (see Figure 9)		100 Ω,	0.5	2	3	
	Fall time output				0.5	8.0	1.0	ms
t <sub>f</sub>	Fall time, output	V <sub>IN</sub> = 2.5 V			0.3	0.6	0.8	
ENABLE	INPUT EN							
	Enable pin turn on/off threshold				0.66		1.1	V
	Hysteresis					55 <sup>(2)</sup>		mV
I <sub>EN</sub>	Input current	$V_{ENx} = 0 \text{ V or } 6.5 \text{ V}$			-0.5		0.5	μΑ
t <sub>on</sub>	Turnon time	$C_{Lx} = 1 \mu F, R_{Lx} = 100 \Omega$	) (soo Figuro 0	١			9	ms
t <sub>off</sub>	Turnoff time	$C_{Lx} = 1 \mu I$ , $K_{Lx} = 100 \Omega$	z, (See Figure 9	)			6	ms
CURREN	T LIMIT							
				$R_{ILIM} = 20 \text{ k}\Omega$	2560	2750	2980	
	Current-limit (see Figure 11)	OUTX connected to GND		$R_{ILIM} = 24.3 \text{ k}\Omega$	2100	2250	2500	mA
I <sub>OS</sub>				$R_{ILIM} = 61.9 \text{ k}\Omega$	800	900	1005	
				$R_{ILIM} = 100 \text{ k}\Omega$	470	560	645	
		OUT1 and OUT2 conne	$R_{ILIM} = 47.5 \text{ k}\Omega$	2100	2300	2500		
t <sub>IOS</sub>	Response time to short circuit	V <sub>IN</sub> = 5 V (see Figure 1	0)			3.5 <sup>(2)</sup>		μs
SUPPLY	CURRENT							
I <sub>IN(off)</sub>	Supply current, low-level output	V <sub>IN</sub> = 6.5 V, No load on	OUTx, $V_{ENx} =$	0 V		0.1	2.0	μΑ
l	Supply current, high-level output	V <sub>IN</sub> = 6.5 V, No load on	OUT	$R_{ILIM} = 20 \text{ k}\Omega$		100	125	μΑ
I <sub>IN(on)</sub>	Supply current, mignifiever output	V <sub>IN</sub> = 0.5 V, 140 load off	001	$R_{ILIM} = 100 \text{ k}\Omega$		85	110	μΑ
I <sub>REV</sub>	Reverse leakage current	$V_{OUTx} = 6.5 \text{ V}, V_{IN} = 0 \text{ V}$	1	$T_J = 25^{\circ}C$		0.01	1.0	μΑ
UNDERV	OLTAGE LOCKOUT							
$V_{UVLO}$	Low-level input voltage, IN	V <sub>IN</sub> rising				2.35	2.45	V
	Hysteresis, IN	$T_J = 25^{\circ}C$				35 <sup>(2)</sup>		mV
FAULTX I	FLAG							
V <sub>OL</sub>	Output low voltage, FAULTx	$I_{\overline{FAULTx}} = 1 \text{ mA}$					180	mV
	Off-state leakage	$V_{\overline{FAULTx}} = 6.5 V$					1	μΑ
	FAULTx deglitch	FAULTx assertion or de	FAULTx assertion or de-assertion due to overcurrent condition				13	ms
THERMA	L SHUTDOWN							
	Thermal shutdown threshold, OTSD2	2			155			°C
	Thermal shutdown threshold in curren	nt-limit, OTSD			135			°C
	Hysteresis					20(2)		°C


<sup>(1)</sup> Pulse-testing techniques maintain junction temperature close to ambient temperature; thermal effects must be taken into account

separately.

These parameters are provided for reference only, and do not constitute part of Tl's published specifications for purposes of Tl's product warranty.


# TEXAS INSTRUMENTS

## 7.6 Typical Characteristics





# **Typical Characteristics (continued)**



# 8 Parameter Measurement Information




Figure 9. Test Circuit and Voltage Waveforms




Figure 10. Response Time to Short Circuit Waveform



# **Parameter Measurement Information (continued)**




Figure 11. Output Voltage vs. Current-Limit Threshold




# 9 Detailed Description

#### 9.1 Overview

The TPS2561A-Q1 is a dual-channel, current-limited power-distribution switch using N-channel MOSFETs for automotive applications where short circuits or heavy capacitive loads will be encountered. This device allows the user to program the current-limit threshold between 250 mA and 2.8 A (typ) per channel via an external resistor. This device incorporates an internal charge pump and gate drive circuitry necessary to drive the N-channel MOSFETs. The charge pump supplies power to the driver circuit for each channel and provides the necessary voltage to pull the gate of the MOSFET above the source. The charge pump operates from input voltages as low as 2.5 V and requires little supply current. The driver controls the gate voltage of the power switch. The driver incorporates circuitry that controls the rise and fall times of the output voltage to limit large current and voltage surges and provides built-in soft-start functionality. Each channel of the TPS2561A-Q1 limits the output current to the programmed current-limit threshold I<sub>OS</sub> during an overcurrent or short-circuit event by reducing the charge pump voltage driving the N-channel MOSFET and operating it in the linear range of operation. The result of limiting the output current to I<sub>OS</sub> reduces the output voltage at OUTx because the N-channel MOSFET is no longer fully enhanced.

## 9.2 Functional Block Diagram



#### 9.3 Feature Description

#### 9.3.1 Overcurrent Conditions

The TPS2561A-Q1 responds to overcurrent conditions by limiting the output current per channel to I<sub>OS</sub>. When an overcurrent condition is detected, the device maintains a constant output current and reduces the output voltage accordingly. Two possible overload conditions can occur.

The first condition is when a short circuit or partial short circuit is present when the device is powered-up or enabled. The output voltage is held near zero potential with respect to ground and the TPS2561A-Q1 ramps the output current to  $I_{OS}$ . The TPS2561A-Q1 devices will limit the current to  $I_{OS}$  until the overload condition is removed or the device begins to thermal cycle.

The second condition is when a short circuit, partial short circuit, or transient overload occurs while the device is enabled and powered on. The device responds to the overcurrent condition within time  $t_{IOS}$  (see Figure 10). The current-sense amplifier is overdriven during this time and momentarily disables the internal current-limit MOSFET. The current-sense amplifier recovers and ramps the output current to  $I_{OS}$ . Similar to the previous case, the TPS2561A-Q1 will limit the current to  $I_{OS}$  until the overload condition is removed or the device begins to thermal cycle.



## **Feature Description (continued)**

The TPS2561A-Q1 thermal cycles if an overload condition is present long enough to activate thermal limiting in any of the above cases. The device turns off when the junction temperature exceeds 135°C (min) while in current limit. The device remains off until the junction temperature cools 20°C (typ) and then restarts. The TPS2561A-Q1 cycles on/off until the overload is removed (see Figure 20).

### 9.3.2 FAULTx Response

The FAULTx open-drain outputs are asserted (active low) on an individual channel during an overcurrent or overtemperature condition. The TPS2561A-Q1 asserts the FAULTx signal until the fault condition is removed and the device resumes normal operation on that channel. The TPS2561A-Q1 is designed to eliminate false FAULTx reporting by using an internal delay "deglitch" circuit (9-ms typ) for overcurrent conditions without the need for external circuitry. This ensures that FAULTx is not accidentally asserted due to normal operation such as starting into a heavy capacitive load. The deglitch circuitry delays entering and leaving current-limited induced fault conditions. The FAULTx signal is not deglitched when the MOSFET is disabled due to an overtemperature condition but is deglitched after the device has cooled and begins to turn on. This unidrectional deglitch prevents FAULTx oscillation during an overtemperature event.

#### 9.3.3 Thermal Sense

The TPS2561A-Q1 self protects by using two independent thermal sensing circuits that monitor the operating temperature of the power switch and disable operation if the temperature exceeds recommended operating conditions. Each channel of the TPS2561A-Q1 operates in constant-current mode during an overcurrent conditions, which increases the voltage drop across the power switch. The power dissipation in the package is proportional to the voltage drop across the power switch, which increases the junction temperature during an overcurrent condition. The first thermal sensor (OTSD) turns off the individual power switch channel when the die temperature exceeds 135°C (min) and the channel is in current limit. Hysteresis is built into the thermal sensor, and the switch turns on after the device has cooled approximately 20°C.

The TPS2561A-Q1 also has a second ambient thermal sensor (OTSD2). The ambient thermal sensor turns off both power switch channels when the die temperature exceeds 155°C (min) regardless of whether the power switch channels are in current limit and will turn on the power switches after the device has cooled approximately 20°C. The TPS2561A-Q1 continues to cycle off and on until the fault is removed.

#### 9.4 Device Functional Mode

#### 9.4.1 Undervoltage Lockout (UVLO)

The undervoltage lockout (UVLO) circuit disables the power switch until the input voltage reaches the UVLO turnon threshold. Built-in hysteresis prevents unwanted on/off cycling due to input voltage droop during turn on.

#### 9.4.2 **Enable (ENx)**

The logic enables control the power switches and device supply current. The supply current is reduced to less than 2-µA when a logic low is present on ENx. A logic high input on ENx enables the driver, control circuits, and power switches. The enable inputs are compatible with both TTL and CMOS logic levels.



# 10 Application and Implementation

#### 10.1 Application Information

The device is current-limited, power-distribution switch. It would limit the output current to IOS when short circuits or heavy capacitive loads are encountered.

## 10.2 Typical Application

#### 10.2.1 Design Current Limit




Figure 12. Typical Characteristics Reference Schematic

#### 10.2.1.1 Design Requirements

For this design example, use the following as the input parameters.

DESIGN PARAMTER EXAMPLE VALUE

Input voltage 5V

Minimum current limit 2A

Maximum current limit 1A

**Table 1. Design Parameters** 

## 10.2.1.2 Detailed Design Procedure

## 10.2.1.2.1 Determine Design Parameters

Beginning the design process requires deciding on a few parameters. The designer must know the following:

- Input voltage
- · Minimum current limit
- Maximum current limit

## 10.2.1.2.2 Programming the Current-Limit Threshold

The overcurrent threshold is user programmable via an external resistor,  $R_{ILIM}$ .  $R_{ILIM}$  sets the current-limit threshold for both channels. The TPS2561A-Q1 use an internal regulation loop to provide a regulated voltage on the ILIM pin. The current-limit threshold is proportional to the current sourced out of ILIM. The recommended 1% resistor range for  $R_{ILIM}$  is 20 k $\Omega \leq R_{ILIM} \leq$  187 k $\Omega$  to ensure stability of the internal regulation loop. Many applications require that the minimum current limit is above a certain current level or that the maximum current limit is below a certain current level, so it is important to consider the tolerance of the overcurrent threshold when selecting a value for  $R_{ILIM}$ . The following equations calculates the resulting overcurrent threshold for a given external resistor value ( $R_{ILIM}$ ). The traces routing the  $R_{ILIM}$  resistor to the TPS2561A-Q1 should be as short as possible to reduce parasitic effects on the current-limit accuracy.



$$I_{OSmax}(mA) = \frac{49497V}{R_{(ILIM)}^{0.933}k\Omega} - 37$$

$$I_{OSnom}(mA) = \frac{53098V}{R_{(ILIM)}^{0.989}k\Omega}$$

$$I_{OSmin}(mA) = \frac{50576V}{R_{(ILIM)}^{0.987}k\Omega} - 64$$
(1)




Figure 13. Current-Limit Threshold vs. R<sub>ILIM</sub>

#### 10.2.1.2.3 Designing Above a Minimum Current Limit

Some applications require that current limiting cannot occur below a certain threshold. For this example, assume that 2 A must be delivered to the load so that the minimum desired current-limit threshold is 2000 mA. Use the  $I_{OS}$  equations and Figure 13 to select  $R_{ILIM}$ .

$$I_{OSmin}(mA) = 2000 \text{ mA}$$

$$I_{OSmin}(mA) = \frac{50576V}{R_{(IIIM)}^{0.987} k\Omega} - 64$$

$$R_{\text{(ILIM)}}(k\Omega) = \left(\frac{50576}{I_{\text{OS(min)}} + 64}\right)^{\frac{1}{0.987}} = \left(\frac{50576}{2000 + 64}\right)^{\frac{1}{0.987}} = 25.56k\Omega$$
(2)

Select the closest 1% resistor less than the calculated value:  $R_{ILIM}$  = 25.5 k $\Omega$ . This sets the minimum current-limit threshold at 2005 mA .

$$I_{OSmin}(mA) = \frac{50576}{R_{(ILIM)}^{0.987} k\Omega} - 64 = \frac{50576}{(25.5)^{0.987}} - 64 = 2005 \text{ mA}$$
(3)

Use the  $I_{OS}$  equations, Figure 13, and the previously calculated value for  $R_{ILIM}$  to calculate the maximum resulting current-limit threshold at 2374 mA.

$$I_{OSmax}(mA) = \frac{49497}{R_{(ILIM)}^{0.933}} - 37 = \frac{49497}{(25.5)^{0.933}} - 37 = 2374 \text{ mA}$$
(4)

2 Submit Documentation Feedback

Copyright © 2014, Texas Instruments Incorporated



#### 10.2.1.2.4 Designing Below a Maximum Current Limit

Some applications require that current limiting must occur below a certain threshold. For this example, assume that 1 A must be delivered to the load so that the minimum desired current-limit threshold is 1000 mA. Use the  $I_{OS}$  equations and Figure 13 to select  $R_{ILIM}$ .

$$I_{OSmax}(mA) = 1000 \text{ mA}$$

$$I_{OSmax}(mA) = \frac{49497}{R_{(ILIM)}^{0.933} k\Omega} - 37$$

$$R_{(ILIM)}(k\Omega) = \left(\frac{49497}{I_{OS(max)}}\right)^{\frac{1}{0.933}} = \left(\frac{49497}{1000 + 37}\right)^{\frac{1}{0.933}} = 63k\Omega$$
(5)

Select the closest 1% resistor greater than the calculated value:  $R_{ILIM} = 63.4 \text{ k}\Omega$ . This sets the maximum current-limit threshold at 994 A.

$$I_{OSmax}(mA) = \frac{49497}{R_{(ILIM)}^{0.933}k\Omega} - 37 = \frac{49497}{(63.4)^{0.933}} - 37 = 994 \text{ mA}$$
(6)

Use the  $I_{OS}$  equations, Figure 13, and the previously calculated value for  $R_{ILIM}$  to calculate the minimum resulting current-limit threshold at 778 mA.

$$I_{OSmin}(mA) = \frac{50576}{R_{(ILIM)}^{0.987}} - 64 = \frac{50576}{(63.4)^{0.987}} - 64 = 778 \text{ mA}$$
(7)

#### 10.2.1.2.5 Accounting for Resistor Tolerance

The previous sections described the selection of  $R_{\rm ILIM}$  given certain application requirements and the importance of understanding the current-limit threshold tolerance. The analysis focused only on the TPS2561A-Q1 performance and assumed an exact resistor value. However, resistors sold in quantity are not exact and are bounded by an upper and lower tolerance centered around a nominal resistance. The additional  $R_{\rm ILIM}$  resistance tolerance directly affects the current-limit threshold accuracy at a system level. The following table shows a process that accounts for worst-case resistor tolerance assuming 1% resistor values. Step one follows the selection process outlined in the application examples above. Step two determines the upper and lower resistance bounds of the selected resistor. Step three uses the upper and lower resistor bounds in the  $I_{\rm OS}$  equations to calculate the threshold limits. It is important to use tighter tolerance resistors, that is, 0.5% or 0.1%, when precision current limiting is desired.

Table 2. Common R<sub>ILIM</sub> Resistor Selections

Desired				Resistor	Tolerance		Actual Limits	
Nominal Current Limit (mA)	t Limit (kΩ) Re		Closest 1% Resistor (kΩ)	1% low (kΩ)	1% high (kΩ)	IOS MIN (mA)	IOS Nom (mA)	IOS MAX (mA)
300		187.5	187	185.1	188.9	223	301	342
550		101.6	102	101.0	103.0	457	548	631
800		69.5	69.8	69.1	70.5	694	797	914
1050		52.8	52.3	51.8	52.8	944	1060	1208
1300		42.6	42.2	41.8	42.6	1182	1311	1484
1550		35.6	35.7	35.3	36.1	1406	1547	1741
1800		30.6	30.9	30.6	31.2	1631	1784	1998
2050		26.9	26.7	26.4	27.0	1894	2062	2295
2300		23.9	23.7	23.5	23.9	2138	2320	2569
2550		21.5	21.5	21.3	21.7	2360	2554	2817
2800		19.6	19.6	19.4	19.8	2592	2799	3075



#### 10.2.1.2.6 Power Dissipation and Junction Temperature

The low on-resistance of the N-channel MOSFET allows small surface-mount packages to pass large currents. It is good design practice to estimate power dissipation and junction temperature. The below analysis gives an approximation for calculating junction temperature based on the power dissipation in the package. However, it is important to note that thermal analysis is strongly dependent on additional system level factors. Such factors include air flow, board layout, copper thickness and surface area, and proximity to other devices dissipating power. Good thermal design practice must include all system level factors in addition to individual component analysis.

Begin by determining the  $r_{DS(on)}$  of the N-channel MOSFET relative to the input voltage and operating temperature. As an initial estimate, use the highest operating ambient temperature of interest and read  $R_{DS(on)}$  from the typical characteristics graph. Using this value, the power dissipation can be calculated by:

$$P_D = (R_{DS(on)} \times I_{OUT1}^2) + (R_{DS(on)} \times I_{OUT2}^2)$$

Where:

 $P_D$  = Total power dissipation (W)

 $r_{DS(on)}$  = Power switch on-resistance of one channel ( $\Omega$ )

 $I_{OUTx}$  = Maximum current-limit threshold set by  $R_{ILIM}(A)$ 

This step calculates the total power dissipation of the N-channel MOSFET.

Finally, calculate the junction temperature:

$$T_J = P_D \times \theta_{JA} + T_A$$

Where:

 $T_A$  = Ambient temperature (°C)

 $\theta_{JA}$  = Thermal resistance (°C/W)

P<sub>D</sub> = Total power dissipation (W)

Compare the calculated junction temperature with the initial estimate. If they are not within a few degrees, repeat the calculation using the "refined"  $R_{DS(on)}$  from the previous calculation as the new estimate. Two or three iterations are generally sufficient to achieve the desired result. The final junction temperature is highly dependent on thermal resistance  $\theta_{JA}$ , and thermal resistance is highly dependent on the individual package and board layout. The Thermal Characteristics Table provides example thermal resistances for specific packages and board layouts.

Submit Documentation Feedback



#### 10.2.1.2.7 Auto-Retry Functionality

Some applications require that an overcurrent condition disables the part momentarily during a fault condition and re-enables after a pre-set time. This auto-retry functionality can be implemented with an external resistor and capacitor. During a fault condition, FAULTx pulls ENx low disabling the part. The part is disabled when ENx is pulled below the turn-off threshold, and FAULTx goes high impedance allowing C<sub>RETRY</sub> to begin charging. The part re-enables when the voltage on ENx reaches the turn-on threshold, and the auto-retry time is determined by the resistor, capacitor time constant. The part will continue to cycle in this manner until the fault condition is removed.




Figure 14. Auto-Retry Functionality

Some applications require auto-retry functionality and the ability to enable/disable with an external logic signal. The figure below shows how an external logic signal can drive EN through  $R_{\mathsf{FAULT}}$  and maintain auto-retry functionality. The resistor/capacitor time constant determines the auto-retry time-out period.




Figure 15. Auto-Retry Functionality With External EN Signal

Product Folder Links: TPS2561A-Q1

Submit Documentation Feedback



#### 10.2.1.2.8 Two-Level Current-Limit Circuit

Some applications require different current-limit thresholds depending on external system conditions. Figure 16 shows an implementation for an externally controlled, two-level current-limit circuit. The current-limit threshold is set by the total resistance from ILIM to GND (see previously discussed *Programming the Current-Limit Threshold* section). A logic-level input enables/disables MOSFET Q1 and changes the current-limit threshold by modifying the total resistance from ILIM to GND. Additional MOSFET/resistor combinations can be used in parallel to Q1/R2 to increase the number of additional current-limit levels.

#### NOTE

ILIM should never be driven directly with an external signal.





Figure 16. Two-Level Current-Limit Circuit

Submit Documentation Feedback

Copyright © 2014, Texas Instruments Incorporated



### 10.2.2 Application Curves



# 11 Power Supply Requirements

The device is designed to operate from an input voltage supply range of 2.5 V to 6.5 V. The current capability of upper power should exceed the max current limit of the power switch.

Product Folder Links: TPS2561A-Q1

Submit Documentation Feedback



# 12 Layout


# 12.1 Layout Guidelines

For all applications, a 0.1-µF or greater ceramic bypass capacitor between IN and GND is recommended as close to the device as possible for local noise decoupling. This precaution reduces ringing on the input due to power-supply transients. Additional input capacitance may be needed on the input to reduce voltage overshoot form exceeding the absolute-maximum voltage of the device during heavy transient conditions.

- Output capacitance is not required, but placing a high-value electrolytic capacitor on the output pin is recommended when large transient currents are expected on the output.
- The traces routing the R<sub>ILIM</sub> resistor to the device should be as short as possible to reduce parasitic effects on the current limit accuracy.
- The PowerPAD™ should be directly connected to PCB ground plane using wide and short copper trace.

## 12.2 Layout Example

#### O VIA to Power Ground Plane



Submit Documentation Feedback

Copyright © 2014, Texas Instruments Incorporated



# 13 Device and Documentation Support

#### 13.1 Trademarks

PowerPAD is a trademark of Texas Instruments.

## 13.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

# 13.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms and definitions.

# 14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



# PACKAGE OPTION ADDENDUM

30-Sep-2014

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
TPS2561AQDRCRQ1	ACTIVE	VSON	DRC	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	2561AQ	Samples
TPS2561AQDRCTQ1	ACTIVE	VSON	DRC	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	2561AQ	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



# **PACKAGE OPTION ADDENDUM**

30-Sep-2014

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF TPS2561A-Q1:

● Catalog: TPS2561A

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 1-Oct-2014

# TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS2561AQDRCRQ1	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS2561AQDRCTQ1	VSON	DRC	10	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

www.ti.com 1-Oct-2014



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
TPS2561AQDRCRQ1	VSON	DRC	10	3000	367.0	367.0	35.0	
TPS2561AQDRCTQ1	VSON	DRC	10	250	210.0	185.0	35.0	



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4204102-3/M





PLASTIC SMALL OUTLINE - NO LEAD



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.