DATA SHEET

## GENERAL DESCRIPTION

The 874003 is a high performance Differential-to-LVDS Jitter Attenuator designed for use in PCI Express systems. In some PCI Express systems, such as those found in desktop PCs, the PCI Express clocks are generated from a low bandwidth, high phase noise PLL frequency synthesizer. In these systems, a jitter attenuator may be required to attenuate high frequency random and deterministic jitter components from the PLL synthesizer and from the system board. The 874003 has 3 PLL bandwidth modes: 200kHz, 400kHz, and 800kHz. The 200kHz mode will provide maximum jitter attenuation, but with higher PLL tracking skew and spread spectrum modulation from the motherboard synthesizer may be attenuated. The 400kHz provides an intermediate bandwidth that can easily track triangular spread profiles, while providing good jitter attenuation. The 800kHz bandwidth provides the best tracking skew and will pass most spread profiles, but the jitter attenuation will not be as good as the lower bandwidth modes. Because some 2.5Gb serdes have x20 multipliers while others have than x25 multipliers, the 874003 can be set for 1:1 mode or 5/4 multiplication mode (i.e. 100MHz input/125MHz output) using the FSEL pins.

The 874003 uses IDT's 3rd Generation FemtoClock® PLL technology to achive the lowest possible phase noise. The device is packaged in a 20 Lead TSSOP package, making it ideal for use in space constrained applications such as PCI Express add-in cards.

#### **F**EATURES

- Three Differential LVDS output pairs
- · One Differential clock input
- CLK and nCLK supports the following input types: LVPECL, LVDS, LVHSTL, SSTL, HCSL
- Output frequency range: 98MHz 160MHz
- Input frequency range: 98MHz 128MHz
- VCO range: 490MHz 640MHz
- Cycle-to-cycle jitter: 35ps (maximum)
- 3.3V operating supply
- Three bandwidth modes allow the system designer to make jitter attenuation/tracking skew design trade-offs
- 0°C to 70°C ambient operating temperature
- Available in lead-free RoHS compliant package

#### PLL BANDWIDTH


BW\_SEL

0 = PLL Bandwidth: ~200kHz

Float = PLL Bandwidth: ~400kHz (default)


1 = PLL Bandwidth: ~800kHz

## **BLOCK DIAGRAM**



1

## PIN ASSIGNMENT



#### 874003 20-Lead TSSOP

6.5mm x 4.4mm x 0.92mm package body G Package

Top View



TABLE 1. PIN DESCRIPTIONS

Number	Name	Ту	ре	Description
1, 20	QA1, nQA1	Output		Differential output pair. LVDS interface levels.
2, 19	V <sub>DDO</sub>	Power		Output supply pins.
3, 4	QA0, nQA0	Output		Differential output pair. LVDS interface levels.
5	MR	Input	Pulldown	Active HIGH Master Reset. When logic HIGH, the internal dividers are reset causing the true outputs (nQXx) to go low and the inverted outputs (QXx) to go high. When logic LOW, the internal dividers and the outputs are enabled. LVCMOS/LVTTL interface levels.
6	BW_SEL	Input	Pullup/ Pulldown	PLL Bandwidth input. See Table 3B.
7	nc	Unused		No connect.
8	$V_{\scriptscriptstyle DDA}$	Power		Analog supply pin.
9	F_SELA	Input	Pulldown	Frequency select pin for QAx/nQAx outputs. LVCMOS/LVTTL interface levels.
10	V <sub>DD</sub>	Power		Core supply pin.
11	OEA	Input	Pullup	Output enable pin for QAx/nQAx pins. When HIGH, the QAx/nQAx outputs are active. When LOW, the QAx/nQAx outputs are in a high impedance state. LVCMOS/LVTTL interface levels.
12	CLK	Input	Pulldown	Non-inverting differential clock input.
13	nCLK	Input	Pullup	Inverting differential clock input.
14	GND	Power		Power supply ground.
15	OEB	Input	Pullup	Output enable pin for QB0 pins. When HIGH, the QB0/nQB0 outputs are active. When LOW, the QB0/nQB0 outputs are in a high impedance state. LVCMOS/LVTTL interface levels.
16	F_SELB	Input	Pulldown	Frequency select pin for QB0/nQB0 outputs. LVCMOS/LVTTL interface levels.
17, 18	nQB0, QB0	Output		Differential output pair. LVDS interface levels.

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

Table 2. Pin Characteristics

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C <sub>IN</sub>	Input Capacitance			4		pF
R <sub>PULLUP</sub>	Input Pullup Resistor			51		kΩ
R <sub>PULLDOWN</sub>	Input Pulldown Resistor			51		kΩ

TABLE 3A. OUTPUT ENABLE FUNCTION TABLE

Inp	uts	Outputs		
OEA	OEB QA0:1, nQA0:1 Q		QB0/nQB0	
0	0	HiZ	HiZ	
1	1	Enabled	Enabled	

TABLE 3B. PLL BANDWIDTH/PLL BYPASS CONTROL

Inputs	PLL Band-
PLL_BW	width
0	~200kHz
1	~800kHz
Float	~400kHz



#### **ABSOLUTE MAXIMUM RATINGS**

Supply Voltage, V<sub>DD</sub> 4.6V

Inputs,  $V_I$  -0.5V to  $V_{DD}$  + 0.5 V

Outputs,  $V_{O}$  -0.5V to  $V_{DD}$  + 0.5V

Package Thermal Impedance,  $\theta_{JA}$  73.2°C/W (0 Ifpm)

Storage Temperature,  $T_{STG}$  -65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

 $\textbf{Table 4A. Power Supply DC Characteristics, } V_{\text{dd}} = V_{\text{dda}} = V_{\text{ddo}} = 3.3V \pm 5\%, T_{\text{A}} = 0^{\circ}\text{C to } 70^{\circ}\text{C}$ 

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
$V_{_{ m DD}}$	Core Supply Voltage		3.135	3.3	3.465	V
$V_{\scriptscriptstyle DDA}$	Analog Supply Voltage		3.135	3.3	3.465	V
$V_{DDO}$	Output Supply Voltage		3.135	3.3	3.465	V
I <sub>DD</sub>	Power Supply Current				75	mA
I <sub>DDA</sub>	Analog Supply Current				10	mA
I <sub>DDO</sub>	Output Supply Current				110	mA

Table 4B. LVCMOS/LVTTL DC Characteristics,  $V_{DD} = V_{DDA} = V_{DDO} = 3.3V \pm 5\%$ , Ta = 0°C to 70°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V <sub>IH</sub>	Input High Voltage	OEA, OEB, MR, F_SELA, F_SELB		2		V <sub>DD</sub> + 0.3	V
"		BW_SEL		V <sub>DD</sub> - 0.4			V
V <sub>IL</sub>	V., Input Low Voltage	OEA, OEB, MR, F_SELA, F_SELB		-0.3		0.8	V
"-		BW_SEL				0.4	V
V <sub>IM</sub>	Input Mid Voltage	BW_SEL		V <sub>DD</sub> /2 - 0.1		$V_{DD}/2 + 0.1$	V
		OEA, OEB	$V_{DD} = V_{IN} = 3.465V$			5	μA
I <sub>IH</sub>	Input High Current	F_SELA, F_SELB MR, BW_SEL	$V_{_{DD}}=V_{_{IN}}=3.465V$			150	μΑ
		BW_SEL, OEA, OEB	$V_{DD} = 3.465V, V_{IN} = 0V$	-150			μA
IIL	Input Low Current	MR, F_SELA, F_SELB	$V_{DD} = 3.465V, V_{IN} = 0V$	-5			μA



Table 4C. Differential DC Characteristics,  $V_{DD} = V_{DDA} = V_{DDO} = 3.3V \pm 5\%$ , Ta = 0°C to 70°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
	Input High Current	CLK	$V_{DD} = V_{IN} = 3.465V$			150	μΑ
I'IH	Input High Current	nCLK	$V_{DD} = V_{IN} = 3.465V$	5			
	Innest Law Command	CLK	$V_{DD} = V_{IN} = 3.465V$			150	μΑ
'IL	Input Low Current	nCLK	$V_{DD} = V_{IN} = 3.465V$	-150			
V <sub>PP</sub>	Peak-to-Peak Input	Voltage		0.15		1.3	V
V <sub>CMR</sub>	Common Mode Inpu	Common Mode Input Voltage; NOTE 1, 2		GND + 0.5		V <sub>DD</sub> - 0.85	V

NOTE 1: Common mode voltage is defined as  $V_{\rm H}$ . NOTE 2: For single ended applications, the maximum input voltage for CLK, nCLK and FB\_IN, nFB\_IN is  $V_{\rm DD}$  + 0.3V.

Table 4D. LVDS DC Characteristics,  $V_{DD} = V_{DDA} = V_{DDO} = 3.3V \pm 5\%$ , Ta = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>OD</sub>	Differential Output Voltage		275	375	485	mV
$\Delta V_{OD}$	V <sub>OD</sub> Magnitude Change				50	mV
V <sub>os</sub>	Offset Voltage		1.2	1.35	1.5	V
$\Delta V_{os}$	V <sub>os</sub> Magnitude Change				50	mV

Table 5. AC Characteristics,  $V_{DD} = V_{DDA} = V_{DDO} = 3.3V \pm 5\%$ , Ta = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f <sub>MAX</sub>	Output Frequency		98		160	MHz
tjit(cc)	Cycle-to-Cycle Jitter, NOTE 1				35	ps
tsk(o)	Output Skew; NOTE 2, 3				50	ps
$t_R / t_F$	Output Rise/Fall Time	20% to 80%	275		725	ps
odc	Output Duty Cycle		48		52	%

NOTE 1: This parameter is defined in accordance with JEDEC Standard 65.


NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions.


Measured at  $V_{\rm DDO}/2$ .

NOTE 3: These parameters are guaranteed by characterization. Not tested in production.




## PARAMETER MEASUREMENT INFORMATION







#### 3.3V LVDS OUTPUT LOAD ACTEST CIRCUIT




#### DIFFERENTIAL INPUT LEVEL




#### CYCLE-TO-CYCLE JITTER



#### **OUTPUT SKEW**




#### **OUTPUT RISE/FALL TIME**



DIFFERENTIAL OUTPUT VOLTAGE SETUP

#### OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD



OFFSET VOLTAGE SETUP



## **APPLICATION INFORMATION**

#### Power Supply Filtering Techniques

As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. The 874003 provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL.  $V_{\rm DD},\,V_{\rm DDA},\,$  and  $V_{\rm DDO}$  should be individually connected to the power supply plane through vias, and bypass capacitors should be used for each pin. To achieve optimum jitter performance, power supply isolation is required. Figure 1 illustrates how a  $10\Omega$  resistor along with a  $10\mu F$  and a  $.01\mu F$  bypass capacitor should be connected to each  $V_{\rm DDA}$  pin.




FIGURE 1. POWER SUPPLY FILTERING

#### WIRING THE DIFFERENTIAL INPUT TO ACCEPT SINGLE ENDED LEVELS

Figure 2 shows how the differential input can be wired to accept single ended levels. The reference voltage  $V_REF = V_{DD}/2$  is generated by the bias resistors R1, R2 and C1. This bias circuit should be located as close as possible to the input pin. The ratio

of R1 and R2 might need to be adjusted to position the V\_REF in the center of the input voltage swing. For example, if the input clock swing is only 2.5V and  $V_{\rm DD}$  = 3.3V, V\_REF should be 1.25V and R2/R1 = 0.609.




FIGURE 2. SINGLE ENDED SIGNAL DRIVING DIFFERENTIAL INPUT



#### DIFFERENTIAL CLOCK INPUT INTERFACE

The CLK /nCLK accepts LVDS, LVPECL, LVHSTL, SSTL, HCSL and other differential signals. Both Vswing and Voh must meet the VPP and VcmR input requirements. Figures 3A to 3D show interface examples for the CLK/nCLK input driven by the most common driver types. The input interfaces suggested here are

examples only. Please consult with the vendor of the driver component to confirm the driver termination requirements. For example in *Figure 3A*, the input termination applies for LVHSTL drivers. If you are using an LVHSTL driver from another vendor, use their termination recommendation.




FIGURE 3A. CLK/NCLK INPUT DRIVEN BY LVHSTL DRIVER




FIGURE 3B. CLK/NCLK INPUT DRIVEN BY 3.3V LVPECL DRIVER




FIGURE 3C. CLK/NCLK INPUT DRIVEN BY 3.3V LVPECL DRIVER




FIGURE 3D. CLK/NCLK INPUT DRIVEN BY 3.3V LVDS DRIVER

#### RECOMMENDATIONS FOR UNUSED INPUT AND OUTPUT PINS

#### INPUTS:

#### **OUTPUTS:**

#### LVCMOS CONTROL PINS:

All control pins have internal pull-ups or pull-downs; additional resistance is not required but can be added for additional protection. A  $1k\Omega$  resistor can be used.

#### **LVDS**

All unused LVDS output pairs can be either left floating or terminated with  $100\Omega$  across. If they are left floating, we recommend that there is no trace attached.



#### LVDS DRIVER TERMINATION

A general LVDS inteface is shown in Figure 4. In a 100 $\Omega$  differential transmission line environment, LVDS drivers require a matched load termination of 100 $\Omega$  across near

the receiver input. For a multiple LVDS outputs buffer, if only partial outputs are used, it is recommended to terminate the unused outputs.




FIGURE 4. TYPICAL LVDS DRIVER TERMINATION



### POWER CONSIDERATIONS

This section provides information on power dissipation and junction temperature for the 874003. Equations and example calculations are also provided.

#### 1. Power Dissipation.

The total power dissipation for the 874003 is the sum of the core power plus the power dissipated in the load(s).

The following is the power dissipation for  $V_{DD} = 3.3V + 5\% = 3.465V$ , which gives worst case results.

- Power (core)<sub>MAX</sub> = V<sub>DD\_MAX</sub> \* (I<sub>DD\_MAX</sub> + I<sub>DDA\_MAX</sub>) = 3.465V \* (85mA + 15mA) = 294.52mW
- Power (outputs)<sub>MAX</sub> = V<sub>DDO\_MAX</sub> \* I<sub>DDO\_MAX</sub> = 3.465V \* 110mA = 381.15mW

**Total Power** 
$$_{MAX} = 294.52 \text{mW} + 381.15 \text{mW} = 675.67 \text{mW}$$

#### 2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for the devices is 125°C.

The equation for Tj is as follows: Tj =  $\theta_{JA}$  \* Pd\_total + TA

Tj = Junction Temperature

qJA = Junction-to-Ambient Thermal Resistance

Pd\_total = Total Device Power Dissipation (example calculation is in section 1 above)

 $T_A = Ambient Temperature$ 

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance  $\theta$  must be used. Assuming a moderate air flow of 200 linear feet per minute and a multi-layer board, the appropriate value is  $66.6^{\circ}$ C/W per Table 6 below.

Therefore, Tj for an ambient temperature of 70°C with all outputs switching is:

 $70^{\circ}\text{C} + 0.675\text{W} * 66.6^{\circ}\text{C/W} = 114.9^{\circ}\text{C}$ . This is below the limit of  $125^{\circ}\text{C}$ .

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (single layer or multi-layer).

TABLE 6. THERMAL RESISTANCE  $\theta$ JA FOR 20-LEAD TSSOP, FORCED CONVECTION

# θJA by Velocity (Linear Feet per Minute) 0 200

0200500Single-Layer PCB, JEDEC Standard Test Boards114.5°C/W98.0°C/W88.0°C/WMulti-Layer PCB, JEDEC Standard Test Boards73.2°C/W66.6°C/W63.5°C/W

NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.



## **RELIABILITY INFORMATION**

Table 7.  $\theta_{\text{JA}} \text{vs. Air Flow Table for 20 Lead TSSOP}$ 

#### θJA by Velocity (Linear Feet per Minute)

	0	200	500
Single-Layer PCB, JEDEC Standard Test Boards	114.5°C/W	98.0°C/W	88.0°C/W
Multi-Layer PCB, JEDEC Standard Test Boards	73.2°C/W	66.6°C/W	63.5°C/W

**NOTE:** Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

#### TRANSISTOR COUNT

The transistor count for 874003 is: 1206

10



#### PACKAGE OUTLINE - G SUFFIX FOR 20 LEAD TSSOP




TABLE 8. PACKAGE DIMENSIONS

SYMBOL	Millim	neters
STMBOL	MIN	MAX
N	2	0
А		1.20
A1	0.05	0.15
A2	0.80	1.05
b	0.19	0.30
С	0.09	0.20
D	6.40	6.60
E	6.40 E	BASIC
E1	4.30	4.50
е	0.65 E	BASIC
L	0.45	0.75
α	0°	8°
aaa		0.10

Reference Document: JEDEC Publication 95, MO-153



#### Table 9. Ordering Information

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
874003AGLF	ICS874003AGL	20 Lead "Lead-Free" TSSOP	tube	0°C to 70°C
874003AGLFT	ICS874003AGL	20 Lead "Lead-Free" TSSOP	tape & reel	0°C to 70°C

12

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS complaint.



REVISION HISTORY SHEET				
Rev	Table	Page	Description of Change	Date
А	T1	1 2	Pin Assignment - corrected pins 17 & 18 from nQB1, QB1 to nQB0, QB0 to correspond with Block Diagram labels. Pin Description Table - corrected pin 17 & 18 names from QB1, QB1 to nQB0, QB0.	5/8/06
А	Т9	12 14	Updated datasheet's header/footer with IDT from ICS. Ordering Information Table - removed ICS prefix from Part/Order Number column. Added LF marking. Added Contact Page.	10/5/10
А	Т9	12	Ordering Information - removed leaded devices. Updated data sheet format.	7/17/15



**Corporate Headquarters** 

6024 Silver Creek Valley Road San Jose, California 95138 Sales

800-345-7015 or +408-284-8200 Fax: 408-284-2775 www.IDT.com Technical Support email: clocks@idt.com

DISCLAIMER Integrated Device Technology, Inc. (IDT) and its subsidiaries reserve the right to modify the products and/or specifications described herein at any time and at IDT's sole discretion. All information in this document, including descriptions of product features and performance, is subject to change without notice. Performance specifications and the operating parameters of the described products are determined in the independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are registered trademarks of IDT. Other trademarks and service marks used herein, including protected names, logos and designs, are the property of IDT or their respective third party owners.

Copyright 2015. All rights reserved.

# **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

IDT (Integrated Device Technology): 874003AGLFT 874003AGLF