SLIS011A - APRIL 1992 - REVISED OCTOBER 1995

- Low r_{DS(on)}...1.3 Ω Typ
- Avalanche Energy ... 75 mJ
- Eight Power DMOS Transistor Outputs of 250-mA Continuous Current
- 1.5-A Pulsed Current Per Output
- Output Clamp Voltage up to 45 V
- Low Power Consumption

description

The TPIC6273 is a monolithic high-voltage high-current power logic octal D-type latch with DMOS transistor outputs designed for use in systems that require relatively high load power. The device contains a built-in voltage clamp on the outputs for inductive transient protection. Power driver applications include relays, solenoids, and other medium-current or high-voltage loads.


The TPIC6273 contains eight positive-edgetriggered D-type flip-flops with a direct clear input. Each flip-flop features an open-drain power DMOS transistor output.

When clear (CLR) is high, information at the D inputs meeting the setup time requirements is transferred to the DRAIN outputs on the positivegoing edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock input (CLK) is at either the high or low level, the D input signal has no effect at the output. An asynchronous CLR is provided to turn all eight DMOS-transistor outputs off.

The TPIC6273 is characterized for operation over the operating case temperature range of -40° C to 125° C.

	DW OR N PACKAGE (TOP VIEW)									
CLR [D1 [D2 [1 2	υ	20 19] V _{CC}] D8] D7						
DRAIN1 [DRAIN2 [3 4 5		18 17 16	DRAIN8						
DRAIN3 [DRAIN4 [6 7		15 14	DRAIN6						
D3 [D4 [GND [8 9 10		13 12 11] D6] D5] CLK						

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Standard 91-1984 and IEC Publication 617-12.

	FUNCTION TABLE (each channel)								
INPUTS OUTPUT									
CLR	CLR CLK D								
L	Х	Х	Н						
Н	\uparrow	Н	L						
Н	\uparrow	L	н						
Н	L	Х	Latched						


H = high level, L = low level, X = irrelevant

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



SLIS011A - APRIL 1992 - REVISED OCTOBER 1995


logic diagram (positive logic)





SLIS011A - APRIL 1992 - REVISED OCTOBER 1995

schematic of inputs and outputs



absolute maximum ratings over recommended operating case temperature range (unless otherwise noted) $\!\!\!\!^\dagger$

Logic supply voltage, V _{CC} (see Note 1)	
Logic input voltage range, V _I	
Power DMOS drain-to-source voltage, V _{DS} (see Note 2)	
Continuous source-drain diode anode current	
Pulsed source-drain diode anode current	
Pulsed drain current, each output, all outputs on, I_{Dn} , $T_A = 25^{\circ}C$ (see Note 3)	750 mA
Continuous drain current, each output, all outputs on, I _{Dn} , T _A = 25°C	
Peak drain current single output, I_{DM} , $T_A = 25^{\circ}C$ (see Note 3)	
Single-pulse avalanche energy, EAS (see Figure 4)	
Avalanche current, I _{AS} (see Note 4)	1 A
Continuous total power dissipation	See Dissipation Rating Table
Operating virtual junction temperature range, TJ	−40°C to 150°C
Storage temperature range, T _{stg}	−65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	

⁺ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values are with respect to GND.
 - 2. Each power DMOS source is internally connected to GND.
 - 3. Pulse duration $\leq 100 \ \mu$ s, duty cycle $\leq 2\%$

4. DRAIN supply voltage = 15 V, starting junction temperature (TJS) = 25°C, L = 100 mH, IAS = 1 A (see Figure 4).

DISSIPATION RATING TABLE

PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 125°C POWER RATING
DW	1125 mW	9.0 mW/°C	225 mW
N	1150 mW	9.2 mW/°C	230 mW



SLIS011A - APRIL 1992 - REVISED OCTOBER 1995

recommended operating conditions over recommended operating temperature range (unless otherwise noted)

	MIN	MAX	UNIT
Logic supply voltage, V _{CC}	4.5	5.5	V
High-level input voltage, VIH	0.85 VCC		V
Low-level input voltage, VIL		0.15 V _{CC}	V
Pulsed drain output current, $T_C = 25^{\circ}C$, $V_{CC} = 5 V$ (see Notes 3 and 5)	-1.8	1.5	А
Setup time, D high before CLK [↑] , t _{SU} (see Figure 2)	10		ns
Hold time, D high after CLK [↑] , t _h (see Figure 2)	15		ns
Pulse duration, t _W (see Figure 2)	25		ns
Operating case temperature, T _C	-40	125	°C

electrical characteristics, V_{CC} = 5 V, T_{C} = 25°C (unless otherwise noted)

	PARAMETER		TEST COND	ITIONS	MIN	TYP	MAX	UNIT
V(BR)DSX	Drain-source breakdown voltage	I _D = 1 mA			45			V
V _{SD}	Source-drain diode forward voltage	I _F = 250 mA,	See Note 3			0.85	1	V
IIH	High-level input current	$V_{CC} = 5.5 V,$	$V_I = V_{CC}$				1	μΑ
۱ _{IL}	Low-level input current	$V_{CC} = 5.5 V,$	$V_{I} = 0$				-1	μΑ
ICC	Logic supply current	IO = 0,	All inputs low			15	100	μΑ
I _N	Nominal current	$V_{DS(on)} = 0.5$ $I_N = I_D,$	5 V, T _C = 85°C	See Notes 5, 6, and 7		250		mA
la av	Off-state drain current	V _{DS} = 40 V				0.05	1	A
IDSX	Oll-state drain current	V _{DS} = 40 V,	$T_C = 125^{\circ}C$			0.15	5	μA
		I _D = 250 mA,	$V_{CC} = 4.5 V$			1.3	2	
^r DS(on)	Static drain-source on-state resistance	$I_{D} = 250 \text{ mA},$ $V_{CC} = 4.5 \text{ V}$	T _C = 125°C,	See Notes 5 and 6 and Figures 8 and 9		2	3.2	Ω
		I _D = 500 mA,	$V_{CC} = 4.5 V$			1.3	2	

switching characteristics, V_{CC} = 5 V, T_C = 25°C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
t _{PLH}	Propagation delay time, low-to-high-level output from CLK			625		ns	
^t PHL	Propagation delay time, high-to-low-level output from CLK	C _L = 30 pF, I _D = 250 mA,		150		ns	
tr	Rise time, drain output	See Figures 1, 2, and 10		675		ns	
t _f	Fall time, drain output			400		ns	
ta	Reverse-recovery-current rise time	$I_F = 250 \text{ mA}, \qquad \text{di/dt} = 20 \text{ A/}\mu\text{s},$		100		-	
t _{rr}	Reverse-recovery time	See Notes 5 and 6 and Figure 3		300		ns	

NOTES: 3. Pulse duration $\leq 100 \ \mu$ s, duty cycle $\leq 2\%$

5. Technique should limit $T_J - T_C$ to 10°C maximum.

6. These parameters are measured with voltage-sensing contacts separate from the current-carrying contacts.

Nominal current is defined for a consistent comparison between devices from different sources. It is the current that produces a voltage drop of 0.5 V at T_C = 85°C.

thermal resistance

	PARAMETER	TEST CONDITIONS	MIN M	MAX	UNIT	
P	Thermel registered junction to embient	DW package	All 9 outputs with aqual power		111	°C/W
R _{0JA} Thermal resistance, junction-to-ambient	N package	All 8 outputs with equal power		108	C/ W	



SLIS011A - APRIL 1992 - REVISED OCTOBER 1995




Figure 1. Resistive Load Normal Operation





Figure 2. Test Circuit, Switching Times, and Voltage Waveforms

- NOTES: A. The word generator has the following characteristics: $t_f \le 10$ ns, $t_f \le 10$ ns, $t_W = 300$ ns, pulsed repetition rate (PRR) = 5 KHz, $Z_O = 50 \Omega$.
 - B. C_{L} includes probe and jig capacitance.




SLIS011A - APRIL 1992 - REVISED OCTOBER 1995



PARAMETER MEASUREMENT INFORMATION

- NOTES: A. The V_{GG} amplitude and R_G are adjusted for di/dt = 20 A/ μ s. A V_{GG} double-pulse train is used to set I_F = 0.25 A, where t₁ = 10 μ s, $t_2 = 7 \ \mu s$, and $t_3 = 3 \ \mu s$.
 - B. The DRAIN terminal under test is connected to the TP K test point. All other terminals are connected together and connected to the TP A test point.

Figure 3. Reverse-Recovery-Current Test Circuit and Waveforms of Source-Drain Diode



[†]Non-JEDEC symbol for avalanche ftime.

VOLTAGE AND CURRENT WAVEFORMS

NOTES: A. The word generator A has the following characteristics: tr $_{f} \leq$ 10 ns, tr $_{f} \leq$ 10 ns, ZO = 50 Ω .

B. Input pulse duration, t_W , is increased until peak current $I_{AS} = 1$ A.


Energy test is defined as $E_{AS} = I_{AS} \times V_{(BR)DSX} \times t_{av}/2 = 75 \text{ mJ}$, where t_{av} = avalanche time.

Figure 4. Single-Pulse Avalanche Energy Test Circuit and Waveforms



SLIS011A - APRIL 1992 - REVISED OCTOBER 1995

TYPICAL CHARACTERISTICS







Figure 7



SLIS011A - APRIL 1992 - REVISED OCTOBER 1995



TYPICAL CHARACTERISTICS

Figure 10

0

50

T_A – Free-Air Temperature – °C

100

150

NOTE A: Technique should limit T_J-T_C to 10°C maximum.

- 50





PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPIC6273DW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	TPIC6273	Samples
TPIC6273DWG4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM		TPIC6273	Samples
TPIC6273DWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	TPIC6273	Samples
TPIC6273DWRG4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM		TPIC6273	Samples
TPIC6273N	ACTIVE	PDIP	Ν	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 125	TPIC6273N	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



www.ti.com

PACKAGE OPTION ADDENDUM

29-Dec-2015

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal	

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPIC6273DWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

14-Feb-2019



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPIC6273DWR	SOIC	DW	20	2000	350.0	350.0	43.0

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



DW0020A



PACKAGE OUTLINE

SOIC - 2.65 mm max height

SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.




DW0020A

EXAMPLE BOARD LAYOUT

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DW0020A

EXAMPLE STENCIL DESIGN

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated