

128K x 36, 256K x 18 3.3V Synchronous SRAMs 3.3V I/O, Pipelined Outputs Burst Counter, Single Cycle Deselect

Features

- 128K x 36, 256K x 18 memory configurations
- Supports high system speed: Commercial and Industrial:
 - 150MHz 3.8ns clock access time
 - 133MHz 4.2ns clock access time
- **LBO** input selects interleaved or linear burst mode
- Self-timed write cycle with global write control (GW), byte write enable (BWE), and byte writes (BWx)
- 3.3V core power supply
- Power down controlled by ZZ input
- 3.3V I/O
- Packaged in a JEDEC Standard 100-pin plastic thin quad flatpack (TQFP)

Description

The IDT71V3576/78 are high-speed SRAMs organized as 128K x 36/256K x 18. The IDT71V3576/78 SRAMs contain write, data, address and control registers. Internal logic allows the SRAM to generate a self-timed write based upon a decision which can be left until the end of the write cycle.

The burst mode feature offers the highest level of performance to the system designer, as the IDT71V3576/78 can provide four cycles of data for a single address presented to the SRAM. An internal burst address counter accepts the first cycle address from the processor, initiating the access sequence. The first cycle of output data will be pipelined for one cycle before it is available on the next rising clock edge. If burst mode operation is selected (\overline{ADV} =LOW), the subsequent three cycles of output data will be available to the user on the next three rising clock edges. The order of these three addresses are defined by the internal burst counter and the \overline{LBO} input pin.

The IDT71V3576/78 SRAMs utilize the latest high-performance CMOS process and are packaged in a JEDEC standard 14mm x 20mm 100-pin thin plastic quad flatpack (TQFP).

| FILDESCIPTIO | i Summar y | | |
|---|-----------------------------------|--------|--------------|
| A0-A17 | Address Inputs | Input | Synchronous |
| CE | Chip Enable | Input | Synchronous |
| CS0, CS1 | Chip Selects | Input | Synchronous |
| ŌĒ | Output Enable | Input | Asynchronous |
| GW | Global Write Enable | Input | Synchronous |
| BWE | Byte Write Enable | Input | Synchronous |
| \overline{BW}_{1} , \overline{BW}_{2} , \overline{BW}_{3} , $\overline{BW}_{4}^{(1)}$ | Individual Byte Write Selects | Input | Synchronous |
| CLK | Clock | Input | N/A |
| ĀDV | Burst Address Advance | Input | Synchronous |
| ADSC | Address Status (Cache Controller) | Input | Synchronous |
| ADSP | Address Status (Processor) | Input | Synchronous |
| LBO | Linear / Interleaved Burst Order | Input | DC |
| ZZ | Sleep Mode | Input | Asynchronous |
| I/O0-I/O31, I/OP1-I/OP4 | Data Input / Output | Ι/O | Synchronous |
| VDD, VDDQ | Core Power, I/O Power | Supply | N/A |
| Vss | Ground | Supply | N/A |

Pin Description Summary

NOTE:

1. \overline{BW}_3 and \overline{BW}_4 are not applicable for the IDT71V3578.

The IDT logo is a registered trademark of Integrated Device Technology, Inc.

5279 tbl 01

Pin Definitions⁽¹⁾

| Symbol | Pin Function | I/O | Active | Description |
|---------------------------|--------------------------------------|-----|--------|--|
| A0-A17 | Address Inputs | Ι | N/A | Synchronous Address inputs. The address register is triggered by a combination of the rising edge of CLK and $\overline{\text{ADSC}}$ Low or $\overline{\text{ADSP}}$ Low and $\overline{\text{CE}}$ Low. |
| ADSC | Address Status (Cache Controller) | I | LOW | Synchronous Address Status from Cache Controller. ADSC is an active LOW input that is used to load the address registers with new addresses. |
| ADSP | Address Status (Processor) | I | LOW | Synchronous Address Status from Processor. ADSP is an active LOW input that is used to load the address registers with new addresses. ADSP is gated by CE. |
| ADV | Burst Address Advance | I | LOW | Synchronous Address Advance. $\overline{\text{ADV}}$ is an active LOW input that is used to advance the internal burst counter, controlling burst access after the initial address is loaded. When the input is HIGH the burst counter is not incremented; that is, there is no address advance. |
| BWE | Byte Write Enable | I | LOW | Synchronous byte write enable gates the byte write inputs \overline{BW}_1 - \overline{BW}_4 . If \overline{BWE} is LOW at the rising edge of CLK then \overline{BWx} inputs are passed to the next stage in the circuit. If \overline{BWE} is HIGH then the byte write inputs are blocked and only \overline{GW} can initiate a write cycle. |
| BW1-BW4 | Individual Byte Write Enables | I | LOW | Synchronous byte write enables. \overline{BW}_1 controls I/O0-7, I/OP1, \overline{BW}_2 controls I/O8-15, I/OP2, etc. Any active byte write causes all outputs to be disabled. |
| CE | Chip Enable | I | LOW | Synchronous chip enable. \overline{CE} is used with CSo and \overline{CS}_1 to enable the IDT71V3576/78. \overline{CE} also gates ADSP. |
| CLK | Clock | I | N/A | This is the clock input. All timing references for the device are made with respect to this input. |
| CS0 | Chip Select 0 | I | HIGH | Synchronous active HIGH chip select. CSo is used with \overline{CE} and \overline{CS}_1 to enable the chip. |
| \overline{CS}_1 | Chip Select 1 | I | LOW | Synchronous active LOW chip select. \overline{CS}_1 is used with \overline{CE} and CSo to enable the chip. |
| GW | Global Write Enable | I | LOW | Synchronous global write enable. This input will write all four 9-bit data bytes when LOW on the rising edge of CLK. GW supersedes individual byte write enables. |
| I/O0-I/O31 I/Op1-I/Op4 | Data Input/Output | I/O | N/A | Synchronous data input/output (I/O) pins. Both the data input path and data output path are registered and triggered by the rising edge of CLK. |
| LBO | Linear Burst Order | I | LOW | Asynchronous burst order selection input. When $\overline{\text{LBO}}$ is HIGH, the interleaved burst sequence is selected. When $\overline{\text{LBO}}$ is LOW the Linear burst sequence is selected. $\overline{\text{LBO}}$ is a static input and must not change state while the device is operating. |
| ŌĒ | Output Enable | I | LOW | Asynchronous output enable. When $\overline{\text{OE}}$ is LOW the data output drivers are enabled on the I/O pins if the chip is also selected. When $\overline{\text{OE}}$ is HIGH the I/O pins are in a high-impedance state. |
| ZZ | Sleep Mode | I | HIGH | Asynchronous sleep mode input. ZZ HIGH will gate the CLK internally and power down the IDT71V3576/78 to its lowest power consumption level. Data retention is guaranteed in Sleep Mode. This pin has an internal pull down. |
| Vdd | Power Supply | N/A | N/A | 3.3V core power supply. |
| VDDQ | Power Supply | N/A | N/A | 3.3V I/O Supply. |
| Vss | Ground | N/A | N/A | Ground. |
| NC | No Connect | N/A | N/A | NC pins are not electrically connected to the device. |

Commercial and Industrial Temperature Ranges

5279 tbl 02

NOTE:

1. All synchronous inputs must meet specified setup and hold times with respect to CLK.

Functional Block Diagram



IDT71V3576, IDT71V3578, 128K x 36, 256K x 18, 3.3V Synchronous SRAMs with 3.3V I/O, Pipelined Outputs, Burst Counter, Single Cycle Deselect

5279 tbl 04

Absolute Maximum Ratings⁽¹⁾

| Symbol | Rating | Commercial & Industrial | Unit |
|------------------------|--|----------------------------|-------------|
| Vterm ⁽²⁾ | Terminal Voltage with Respect to GND | -0.5 to +4.6 | V |
| VTERM ^(3,6) | Terminal Voltage with Respect to GND | -0.5 to VDD | V |
| VTERM ^(4,6) | Terminal Voltage with Respect to GND | -0.5 to VDD +0.5 | V |
| VTERM ^(5,6) | Terminal Voltage with Respect to GND | -0.5 to VDDQ +0.5 | V |
| TA ⁽⁷⁾ | Commercial Operating Temperature | -0 to +70 | ٥C |
| | Industrial Operating Temperature | -40 to +85 | ٥C |
| Tbias | Temperature Under Bias | -55 to +125 | ٥C |
| Tstg | Storage Temperature | -55 to +125 | ٥C |
| Рт | Power Dissipation | 2.0 | W |
| Іоит | DC Output Current | 50 | mA |
| NOTES: | | | 5279 tbl 03 |

NOTES:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

- 2. VDD terminals only.
- 3. VDDQ terminals only.
- 4. Input terminals only.
- 5. I/O terminals only.
- This is a steady-state DC parameter that applies after the power supplies have ramped up. Power supply sequencing is not necessary; however, the voltage on any input or I/O pin cannot exceed VDDQ during power supply ramp up.
- 7. TA is the "instant on" case temperature.

100 Pin TQFP Capacitance $(TA = +25^{\circ}C, f = 1.0MHz)$

| Symbol | Parameter ⁽¹⁾ | Conditions | Max. | Unit |
|--------|--------------------------|------------|------|-------------|
| Cin | Input Capacitance | VIN = 3dV | 5 | pF |
| Cvo | I/O Capacitance | Vout = 3dV | 7 | pF |
| NOTE | <u>-</u> | | | 5279 tbl 07 |

NOTE:

1. This parameter is guaranteed by device characterization, but not production tested.

Recommended Operating Temperature and Supply Voltage

| Grade | Temperature ⁽¹⁾ | Vss | Vdd | VDDQ |
|------------|----------------------------|-----|---------|---------|
| Commercial | 0°C to +70°C | 0V | 3.3V±5% | 3.3V±5% |
| Industrial | -40°C to +85°C | 0V | 3.3V±5% | 3.3V±5% |

NOTES:

1. TA is the "instant on" case temperature.

Recommended DC Operating Conditions

| Symbol | Parameter | Min. | Тур. | Max. | Unit |
|--------|-----------------------------|---------|------|--------------------------|------------|
| Vdd | Core Supply Voltage | 3.135 | 3.3 | 3.465 | V |
| Vddq | I/O Supply Voltage | 3.135 | 3.3 | 3.465 | V |
| Vss | Supply Voltage | 0 | 0 | 0 | V |
| Vih | Input High Voltage - Inputs | 2.0 | | VDD +0.3 | V |
| Vih | Input High Voltage - I/O | 2.0 | | VDDQ +0.3 ⁽¹⁾ | V |
| VIL | Input Low Voltage | -0.3(2) | | 0.8 | V |
| | | | | 5 | 279 tbl 06 |

NOTES:

1. VIH (max) = VDDQ + 1.0V for pulse width less than tcyc/2, once per cycle.

2. VIL (min) = -1.0V for pulse width less than tcyc/2, once per cycle.



NOTES:

- 1. Pin 14 can either be directly connected to VDD, or connected to an input voltage \geq VIH, or left unconnected.
- 2. Pin 64 can be left unconnected and the device will always remain in active mode.

Pin Configuration – 256K x 18



NOTES:

1. Pin 14 can either be directly connected to VDD, or connected to an input voltage ≥ VIH, or left unconnected.

2. Pin 64 can be left unconnected and the device will always remain in active mode.

Commercial and Industrial Temperature Ranges

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range (VDD = $3.3V \pm 5\%$)

| Symbol | Parameter | Test Conditions | Min. | Мах. | Unit |
|--------|---|---|------|------|-------------|
| Lu | Input Leakage Current | $V_{DD} = Max., V_{IN} = 0V \text{ to } V_{DD}$ | | 5 | μA |
| ILZZ | ZZ and $\overline{\text{LBO}}$ Input Leakage $\text{Current}^{(1)}$ | $V_{DD} = Max., V_{IN} = 0V$ to V_{DD} | | 30 | μA |
| ILO | Output Leakage Current | Vout = 0V to VDDQ, Device Deselected | | 5 | μA |
| Vol | Output Low Voltage | IOL = +8mA, $VDD = Min$. | | 0.4 | V |
| Vон | Output High Voltage | Iон = -8mA, Vdd = Min. | 2.4 | _ | V |
| NOTE | | | | | 5279 tbl 08 |

NOTE:

1. The LBO pin will be internally pulled to Vob and the ZZ pin will be internally pulled to Vss if they are not actively driven in the application.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range⁽¹⁾

| | | | 150MHz | | 133 | | |
|--------|---------------------------------------|---|--------|-----|-------|-----|------|
| Symbol | Parameter | Test Conditions | Com'l | Ind | Com'l | Ind | Unit |
| ldd | Operating Power Supply Current | Device Selected, Outputs Open, VDD = Max., VDDQ = Max., VIN \geq VIH or \leq VIL, f = fMAX ⁽²⁾ | 295 | 305 | 250 | 260 | mA |
| ISB1 | CMOS Standby Power Supply Current | Device Deselected, Outputs Open, VDD = Max., VDD2 = Max., VDD2 = Max., VIN \geq VHD or \leq VLD, f = 0 ^(2,3) | 30 | 35 | 30 | 35 | mA |
| ISB2 | Clock Running Power Supply Current | $\begin{array}{l} \mbox{Device Deselected, Outputs Open, Vdd} = Max., \\ \mbox{Vdd} = Max., \ \mbox{Vin} \geq \mbox{VHd} \ \mbox{or} \leq \mbox{VLd}, \ \mbox{f} = \mbox{fmax}^{(2,3)} \end{array}$ | 105 | 115 | 100 | 110 | mA |
| lzz | Full Sleep Mode Supply Current | $ZZ \ge VHD$, $VDD = Max$. | 30 | 35 | 30 | 35 | mA |

NOTES:

1. All values are maximum guaranteed values.

2. At f = fmax, inputs are cycling at the maximum frequency of read cycles of 1/tcyc while ADSC = LOW; f=0 means no input lines are changing.

3. For I/Os VHD = VDDQ - 0.2V, VLD = 0.2V. For other inputs VHD = VDD - 0.2V, VLD = 0.2V.

AC Test Conditions $(V_{DDO} = 3.3V)$

| (VDDQ = 3.3V) | |
|--------------------------------|--------------|
| Input Pulse Levels | 0 to 3V |
| Input Rise/Fall Times | 2ns |
| Input Timing Reference Levels | 1.5V |
| Output Timing Reference Levels | 1.5V |
| AC Test Load | See Figure 1 |
| | 5279 tbl 10 |

AC Test Load VDDQ/2 50Ω 1/0 9 $Z_0 = 50\Omega$ 5279 drw 06 Figure 1. AC Test Load 3 ΔtCD (Typical, ns) 80 100 200 20 30 50 Capacitance (pF) 5279 drw 07

5279 tbl 09



Synchronous Truth Table^(1,3)

| Operation | Address Used | ĊĒ | CS0 | C S₁ | ADSP | ADSC | ĀDV | GW | BWE | BWx | 0E (2) | CLK | I/O |
|------------------------------|-----------------|----|-----|-------------|------|------|-----|----|-----|-----|-----------|-----|------|
| Deselected Cycle, Power Down | None | Н | Х | Х | Х | L | Х | Х | Х | Х | Х | - | HI-Z |
| Deselected Cycle, Power Down | None | L | Х | Н | L | Х | Х | Х | Х | Х | Х | - | HI-Z |
| Deselected Cycle, Power Down | None | L | L | Х | L | Х | Х | Х | Х | Х | Х | - | HI-Z |
| Deselected Cycle, Power Down | None | L | Х | Н | Х | L | Х | Х | Х | Х | Х | - | HI-Z |
| Deselected Cycle, Power Down | None | L | L | Х | Х | L | Х | Х | Х | Х | Х | - | HI-Z |
| Read Cycle, Begin Burst | External | L | Н | L | L | Х | Х | Х | Х | Х | L | - | Dout |
| Read Cycle, Begin Burst | External | L | Н | L | L | Х | Х | Х | Х | Х | Н | - | HI-Z |
| Read Cycle, Begin Burst | External | L | Н | L | Н | L | Х | Н | Н | Х | L | - | Dout |
| Read Cycle, Begin Burst | External | L | Н | L | Н | L | Х | Н | L | Н | L | - | Dout |
| Read Cycle, Begin Burst | External | L | Н | L | Н | L | Х | Н | L | Н | Н | - | HI-Z |
| Write Cycle, Begin Burst | External | L | Н | L | Н | L | Х | Н | L | L | Х | - | Din |
| Write Cycle, Begin Burst | External | L | Н | L | Н | L | Х | L | Х | Х | Х | - | Din |
| Read Cycle, Continue Burst | Next | Х | Х | Х | Н | Н | L | Н | Н | Х | L | - | Dout |
| Read Cycle, Continue Burst | Next | Х | Х | Х | Н | Н | L | Н | Н | Х | Н | - | HI-Z |
| Read Cycle, Continue Burst | Next | Х | Х | Х | Н | Н | L | Н | Х | Н | L | - | Dout |
| Read Cycle, Continue Burst | Next | Х | Х | Х | Н | Н | L | Н | Х | Н | Н | - | HI-Z |
| Read Cycle, Continue Burst | Next | Н | Х | Х | Х | Н | L | Н | Н | Х | L | - | Dout |
| Read Cycle, Continue Burst | Next | Н | Х | Х | Х | Н | L | Н | Н | Х | Н | - | HI-Z |
| Read Cycle, Continue Burst | Next | Н | Х | Х | Х | Н | L | Н | Х | Н | L | - | Dout |
| Read Cycle, Continue Burst | Next | Н | Х | Х | Х | н | L | Н | Х | Н | Н | - | HI-Z |
| Write Cycle, Continue Burst | Next | Х | Х | Х | Н | н | L | Н | L | L | Х | - | Din |
| Write Cycle, Continue Burst | Next | Х | Х | Х | Н | н | L | L | Х | Х | Х | - | Din |
| Write Cycle, Continue Burst | Next | Н | Х | Х | Х | н | L | Н | L | L | Х | - | Din |
| Write Cycle, Continue Burst | Next | Н | Х | Х | Х | Н | L | L | Х | Х | Х | - | Din |
| Read Cycle, Suspend Burst | Current | Х | Х | Х | Н | Н | Н | Н | Н | Х | L | - | Dout |
| Read Cycle, Suspend Burst | Current | Х | Х | Х | Н | Н | Н | Н | Н | Х | Н | - | HI-Z |
| Read Cycle, Suspend Burst | Current | Х | Х | Х | Н | Н | Н | Н | Х | Н | L | - | Dout |
| Read Cycle, Suspend Burst | Current | Х | Х | Х | Н | Н | Н | Н | Х | Н | Н | - | HI-Z |
| Read Cycle, Suspend Burst | Current | Н | Х | Х | Х | н | Н | Н | Н | Х | L | - | Dout |
| Read Cycle, Suspend Burst | Current | Н | Х | Х | Х | н | Н | Н | Н | Х | Н | - | HI-Z |
| Read Cycle, Suspend Burst | Current | Н | Х | Х | Х | н | Н | Н | Х | Н | L | - | Dout |
| Read Cycle, Suspend Burst | Current | Н | Х | Х | Х | Н | Н | Н | Х | Н | Н | - | HI-Z |
| Write Cycle, Suspend Burst | Current | Х | Х | Х | Н | Н | Н | Н | L | L | Х | - | Din |
| Write Cycle, Suspend Burst | Current | Х | Х | Х | Н | Н | Н | L | Х | Х | Х | - | Din |
| Write Cycle, Suspend Burst | Current | Н | Х | Х | Х | Н | Н | Н | L | L | Х | - | Din |
| Write Cycle, Suspend Burst | Current | Н | Х | Х | Х | Н | Н | L | Х | Х | Х | - | Din |

NOTES:

1. $L = V_{IL}$, $H = V_{IH}$, X = Don't Care. 2. \overline{OE} is an asynchronous input.

3. ZZ = low for this table.

5279 tbl 11

Commercial and Industrial Temperature Ranges

Synchronous Write Function Truth Table^(1, 2)

| Operation | GW | BWE | BW1 | BW2 | BW 3 | BW4 |
|-----------------------------|----|-----|-----|-----|-------------|-----|
| Read | Н | Н | Х | Х | Х | Х |
| Read | Н | L | Н | Н | Н | Н |
| Write all Bytes | L | Х | Х | Х | Х | Х |
| Write all Bytes | Н | L | L | L | L | L |
| Write Byte 1 ⁽³⁾ | Н | L | L | Н | Н | Н |
| Write Byte 2 ⁽³⁾ | Н | L | Н | L | Н | Н |
| Write Byte 3 ⁽³⁾ | Н | L | Н | Н | L | Н |
| Write Byte 4 ⁽³⁾ | Н | L | Н | Н | Н | L |

NOTES:

1. L = VIL, H = VIH, X = Don't Care.

2. \overline{BW}_3 and \overline{BW}_4 are not applicable for the IDT71V3578.

3. Multiple bytes may be selected during the same cycle.

Asynchronous Truth Table⁽¹⁾

| Operation ⁽²⁾ | ŌĒ | 72 | I/O Status | Power |
|--------------------------|----|----|------------------|---------|
| Read | L | L | Data Out | Active |
| Read | Н | L | High-Z | Active |
| Write | Х | L | High-Z – Data In | Active |
| Deselected | Х | L | High-Z | Standby |
| Sleep Mode | Х | Н | High-Z | Sleep |

5279 tbl 13

5279 tbl 12

NOTES: 1. L = VIL, H = VIH, X = Don't Care.

2. Synchronous function pins must be biased appropriately to satisfy operation requirements.

Interleaved Burst Sequence Table (**LBO**=VDD)

| | Sequence 1 | | Sequence 2 | | Sequence 3 | | Sequence 4 | |
|-------------------------------|------------|----|------------|----|------------|----|------------|------------|
| | A1 | A0 | A1 | A0 | A1 | A0 | A1 | A0 |
| First Address | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 |
| Second Address | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 |
| Third Address | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 1 |
| Fourth Address ⁽¹⁾ | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 0 |
| | | | | | | | | 5279 tbl 1 |

NOTE:

1. Upon completion of the Burst sequence the counter wraps around to its initial state.

Linear Burst Sequence Table (**LBO**=Vss)

| | Sequence 1 | | Sequence 2 | | Sequence 3 | | Sequence 4 | |
|-------------------------------|------------|----|------------|----|------------|----|------------|------------|
| | A1 | A0 | A1 | A0 | A1 | A0 | A1 | A0 |
| First Address | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 |
| Second Address | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 0 |
| Third Address | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 1 |
| Fourth Address ⁽¹⁾ | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 0 |
| | | | - | | | | | 5279 tbl 1 |

NOTE:

1. Upon completion of the Burst sequence the counter wraps around to its initial state.

5279 tbl 16

AC Electrical Characteristics

(VDD = 3.3V ±5%, Commercial and Industrial Temperature Ranges)

| | | 150 | MHz | 133MHz | | |
|---------------------|-------------------------------------|-----------|-----|-----------|-----|------|
| Symbol | Parameter | Min. Max. | | Min. Max. | | Unit |
| tcyc | Clock Cycle Time | 6.7 | _ | 7.5 | | ns |
| tсн ⁽¹⁾ | Clock High Pulse Width | 2.6 | | 3 | | ns |
| tcL ⁽¹⁾ | Clock Low Pulse Width | 2.6 | | 3 | | ns |
| Output Param | neters | | | | | |
| tcD | Clock High to Valid Data | | 3.8 | | 4.2 | ns |
| tcpc | Clock High to Data Change | 1.5 | | 1.5 | | ns |
| tcLz ⁽²⁾ | Clock High to Output Active | 0 | | 0 | | ns |
| tснz ⁽²⁾ | Clock High to Data High-Z | 1.5 | 3.8 | 1.5 | 4.2 | ns |
| toe | Output Enable Access Time | | 3.8 | | 4.2 | ns |
| tolz ⁽²⁾ | Output Enable Low to Output Active | 0 | | 0 | | ns |
| tонz ⁽²⁾ | Output Enable High to Output High-Z | | 3.8 | | 4.2 | ns |
| Set Up Times | | | | | | |
| tsa | Address Setup Time | 1.5 | | 1.5 | | ns |
| tss | Address Status Setup Time | 1.5 | | 1.5 | | ns |
| tsd | Data In Setup Time | 1.5 | | 1.5 | | ns |
| tsw | Write Setup Time | 1.5 | | 1.5 | | ns |
| tsav | Address Advance Setup Time | 1.5 | | 1.5 | | ns |
| tsc | Chip Enable/Select Setup Time | 1.5 | | 1.5 | | ns |
| Hold Times | | | | | | |
| tha | Address Hold Time | 0.5 | | 0.5 | | ns |
| tHS | Address Status Hold Time | 0.5 | | 0.5 | | ns |
| thd | Data In Hold Time | 0.5 | | 0.5 | | ns |
| tHW | Write Hold Time | 0.5 | | 0.5 | | ns |
| thav | Address Advance Hold Time | 0.5 | — | 0.5 | | ns |
| tнc | Chip Enable/Select Hold Time | 0.5 | | 0.5 | | ns |
| Sleep Mode a | nd Configuration Parameters | | | | | |
| tzzpw | ZZ Pulse Width | 100 | — | 100 | | ns |
| tzzr ⁽³⁾ | ZZ Recovery Time | 100 | | 100 | | ns |
| tcfg ⁽⁴⁾ | Configuration Set-up Time | 27 | | 30 | | ns |

NOTES:

1. Measured as HIGH above VIH and LOW below VIL.

2. Transition is measured ±200mV from steady-state.

3. Device must be deselected when powered-up from sleep mode.

4. tors is the minimum time required to configure the device based on the LBO input. LBO is a static input and must not change during normal operation.



NOTES:

1. 01(Ax) represents the first output from the external address Ax. 01 (Ay) represents the first output from the external address Ay; O2(Ay) represents the next output data in the burst sequence of the base address Ay. etc. where A0 and A1 are advancing for the four word burst in the sequence defined by the state of the LBO input. 2. ZZ input is LOW and LBO is Don't Care for this cycle. 3. CSo timing transitions are identical but inverted to the \overline{CE} and \overline{CS}_1 signals. For example, when \overline{CE} and \overline{CS}_1 are LOW on this waveform, CSo is HIGH.

Timing Waveform of Pipelined Read Cycle^(1,2)



NOTES:

Device is selected through entire cycle; CE and CS1 are LOW, CS0 is HIGH.
 ZZ input is LOW and LBO is Don't Care for this cycle.
 O1 (Ax) represents the first output from the external address Ax: 11 (Ay) represents the first input from the external address Az: O2 (A2) represents the first output from the external address Az: O2 (A2) represents the next output data in the burst sequence of the base address Az, etc. where A0 and A1 are advancing for the four word burst in the sequence defined by the state of the LBO input.

Timing Waveform of Combined Pipelined Read and Write Cycles^(1,2,3)



NOTES:

 ZZ input is LOW, BWE is HIGH and LBO is Don't Care for this cycle.
 O4 (Aw) represents the final output data in the burst sequence of the base address Aw. 11 (Ay) represents the first input from the external address Ax. 11 (Ay) represents the first input from the external address Ay; I2 (Ay) represents the next input data in the burst sequence of the base address Ay, etc. where A0 and A1 are advancing for the four word burst in the sequence defined by the state of the <u>LBO</u> input. In the case of input I2 (Ay) this data is valid for two cycles because <u>ADV</u> is high and has suspended the burst. CS0 timing transitions are identical but inverted to the <u>CE</u> and <u>CS1</u> signals. For example, when <u>CE</u> and <u>CS1</u> are LOW on this waveform, CS0 is HIGH.

3.



NOTES:

 ZZ input is LOW, GW is HIGH and LBO is Don't Care for this cycle.
 O4 (Aw) represents the final output data in the burst sequence of the base address Aw. 11 (Ax) represents the first input from the external address Ax. 11 (Ay) represents the first input from the external address Ax. address Ay: 12 (Ay) represents the next input data in the burst sequence of the base address Ay, etc. where A0 and A1 are advancing for the four word burst in the sequence defined by the state of the <u>LBO</u> input. In the case of input 12 (Ay) this data is valid for two cycles because <u>ADV</u> is high and has suspended the burst. CS0 timing transitions are identical but inverted to the <u>CB</u> and <u>CS1</u> signals. For example, when <u>CE</u> and <u>CS1</u> are LOW on this waveform, CS0 is HIGH.

3.

Timing Waveform of Sleep (ZZ) and Power-Down Modes^(1,2,3)



15

NOTES:

Device must power up in deselected Mode
 <u>LBO</u> is Don't Care for this cycle.
 It is not necessary to retain the state of the input registers throughout the Power-down cycle.
 CSO timing transitions are identical but inverted to the <u>CS</u> is signals. For example, when CE and CS1 are LOW on this waveform, CS0 is HIGH.

Non-Burst Read Cycle Timing Waveform



NOTES:

- 1. ZZ input is LOW, ADV is HIGH and LBO is Don't Care for this cycle.
- (Ax) represents the data for address Ax, etc. 2.
- 3. For read cycles, ADSP and ADSC function identically and are therefore interchangable.



Non-Burst Write Cycle Timing Waveform

- NOTES:
- 1. ZZ input is LOW, ADV and OE are HIGH, and LBO is Don't Care for this cycle.
- 2. (Ax) represents the data for address Ax, etc.

4. For write cycles, ADSP and ADSC have different limitations.

^{3.} Although only \overline{GW} writes are shown, the functionality of \overline{BWE} and \overline{BWx} together is the same as \overline{GW} .

IDT71V3576, IDT71V3578, 128K x 36, 256K x 18, 3.3V Synchronous SRAMs with 3.3V I/O, Pipelined Outputs, Burst Counter, Single Cycle Deselect Commen

Ordering Information



Package Information

100-Pin Thin Quad Plastic Flatpack (TQFP) Information available on the IDT website

Commercial and Industrial Temperature Ranges

Datasheet Document History

| 7/26/99 | | Updated to new format |
|----------|---------------------|---|
| 9/17/99 | Pg. 8 | Revised ISB1 and Izz for speeds 100–200MHz |
| | Pg. 11 | Revised tcpc (min.) at 166MHz |
| | Pg. 18 | Added 119 BGA package diagram |
| | Pg. 20 | Added Datasheet Document History |
| 12/31/99 | Pg. 1, 8, 11, 19 | Removed 166, 183, and 200MHz speed grade offerings |
| | 0 | (see IDT71V35761 and IDT71V35781) |
| | Pg. 1, 4, 8, 11, 19 | Added Industrial Temperature range offerings |
| 04/04/00 | Pg.18 | Added 100TQFP Package Diagram Outline |
| | Pg. 4 | Add capacitancce table for the BGA package; Add Industrial temperature to table; |
| | 0 | Insert note to Absolute Max Rating and Recommended Operating Temperature tables |
| | Pg. 7 | Add note to BGA pin configurations; corrected typo in pinout |
| 06/01/00 | 0 | Add new package offering, 13 x 15mm fBGA |
| | Pg. 20 | Correct BG119 Package Diagram Outline |
| 07/15/00 | Pg. 7 | Add note reference to BG119 pinout |
| | Pg. 8 | Add DNU reference note to BQ165 pinout |
| | Pg. 20 | Update BG119 Package Diagram Outline Dimensions |
| 10/25/00 | 0 | Remove Preliminary Status |
| | Pg. 8 | Add reference note to pin N5 on BQ165 pinout, reserved for JTAG TRST |
| 04/22/03 | Pg. 4 | Updated 165 BGA table information from TBD to 7 |
| 06/30/03 | Pg. 1,2,3,5-9 | Updated datasheet with JTAG information |
| | Pg. 5-8 | Removed note for NC pins (38,39(PF package); L4, U4 (BG package) H2, N7 (BQ package)) |
| | Da 10.20 | requiring NC or connection to Vss. |
| | Pg. 19,20 | Added two pages of JTAG Specification, AC Electrical, Definitions and Instructions |
| | Pg. 21-23 | Removed old package information from the datasheet |
| | Pg. 24 | Updated ordering information with JTAG and Y stepping information. Added information regarding packages available IDT website. |
| 01/01/04 | Pg.21 | Added "Restricted hazardous substance device" to ordering information. |
| 01/20/10 | Pg.1,2,4,7,8 | Combined S and YS datasheet into one datasheet. Deleted JTAG and packages BGA, fBGA. |
| | Pg.19,20,21 | Removed "IDT" from orderable part number. |
| 02/25/12 | Pg.1,2,3,7,17 | Removed YS. Deleted JTAG info from Functional Block diagram and Ordering information. |
| | 0 | Deleted JTAG pins TMS, TDI, TCK and TDO from 3 tables. Updated ordering information to |
| | | include tube or tray and tape & reel. |
| 02/08/13 | Pg.1 | Removed IDT in reference to fabrication. |
| | Pg.17 | Updated the wording from Restricted Hazardous Substance Device to Green in the Ordering |
| | | Information. |
| 12/10/15 | Pg. 17 | Amended the Ordering Information drawing to restore the visibility of this information. |
| | 0 | |



CORPORATE HEADQUARTERS 6024 Silver Creek Valley Road San Jose, CA 95138 for SALES: 800-345-7015 or 408-284-8200 fax: 408-284-2775 www.idt.com *for Tech Support:* sramhelp@idt.com 408-284-4532

The IDT logo is a registered trademark of Integrated Device Technology, Inc.

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

IDT (Integrated Device Technology):

 71V3578S133PFGI8
 71V3576S150PFGI
 71V3578S150PFGI
 71V3578S133PFG8
 71V3576S133PFG8

 71V3578S133PFG
 71V3576S133PFG8
 71V3576S133PFG8
 71V3576S133PFG8
 71V3576S150PFG8
 71V3578S150PFG8

 71V3576S133PFGI
 71V3576S133PFGI
 71V3576S150PFG18
 71V3576S150PFG18
 71V3576S150PFG18
 71V3576S150PFG18

 71V3578S150PFG
 71V3578S150PFG18
 71V3578S150PFG18
 71V3576S150PFG18
 71V3576S150PFG18