ON Semiconductor ${ }^{\circledR}$
http://onsemi.com

## CMOS IC <br> 1/8, 1/9 Duty Dot Matrix LCD Display Controllers/Drivers with Key Input Function

## Overview

The LC75812PT is $1 / 8,1 / 9$ duty dot matrix LCD display controllers/drivers that support the display of characters, numbers, and symbols. In addition to generating dot matrix LCD drive signals based on data transferred serially from a microcontroller, the LC75812PT also provide on-chip character display ROM and RAM to allow display systems to be implemented easily. These products also provide up to 3 general-purpose output ports and incorporate a key scan circuit that accepts input from up to 35 keys to reduce printed circuit board wiring.

## Features

- Key input function for up to 35 keys (A key scan is performed only when a key is pressed.)
- Controls and drives a $5 \times 7$ or $5 \times 8$ dot matrix LCD.
- Supports accessory display segment drive (up to 65 segments)
- Display technique: $1 / 8$ duty $1 / 4$ bias drive ( $5 \times 7$ dots)
$1 / 9$ duty $1 / 4$ bias drive ( $5 \times 8$ dots)
- Display digits: 13 digits $\times 1$ line ( $5 \times 7$ dots), 12 digits $\times 1$ line ( $5 \times 8$ dots)
- Display control memory

CGROM: 240 characters ( $5 \times 7$ or $5 \times 8$ dots)
CGRAM: 16 characters ( $5 \times 7$ or $5 \times 8$ dots)
ADRAM: $13 \times 5$ bits
DCRAM: $52 \times 8$ bits

- Instruction function

Display on/off control
Display shift function

- Sleep mode can be used to reduce current drain.
- Built-in display contrast adjustment circuit
- Switching between key scan output and general-purpose output ports can be controlled with instructions.
- PWM output for adjusting the LED backlight brightness
- The frame frequency of the common and segment output waveforms can be controlled by instructions.
- Serial data control of switching between the RC oscillator operating mode and external clock operating mode.
- Independent LCD driver block power supply $\mathrm{V}_{\mathrm{LCD}}$
- A voltage detection type reset circuit is provided to initialize the IC and prevent incorrect display.
- The $\overline{\mathrm{INH}}$ pin is provided. This pin turns off the display, disables key scanning, and forces the general-purpose output ports to the low level.
- RC oscillator circuit

[^0]- CCB is a registered trademark of Semiconductor Components Industries, LLC.


## Specifications

Absolute Maximum Ratings at $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}$

| Parameter | Symbol | Conditions | Ratings | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Maximum supply voltage | $V_{\text {DD }}$ max | $\mathrm{V}_{\mathrm{DD}}$ | -0.3 to +4.2 | V |
|  | $\mathrm{V}_{\text {LCD }}$ max | VLCD | -0.3 to +11.0 |  |
| Input voltage | $\mathrm{V}_{\text {IN }}{ }^{1}$ | CE, CL, DI, $\overline{\mathrm{NH}}$ | -0.3 to +4.2 | V |
|  |  | $\begin{gathered} \hline \text { CE, CL, DI, } \overline{\mathrm{INH}} \\ \mathrm{~V}_{\mathrm{DD}}=2.7 \text { to } 3.6 \mathrm{~V} \\ \hline \end{gathered}$ | -0.3 to +6.5 |  |
|  | $\mathrm{V}_{\mathrm{IN}}{ }^{2}$ | OSC, KI1 to KI5, TEST | -0.3 to $\mathrm{V}_{\mathrm{DD}}+0.3$ |  |
|  | $\mathrm{V}_{\text {IN }}{ }^{3}$ | $\mathrm{V}_{\mathrm{LCD}}{ }^{1}, \mathrm{~V}_{\mathrm{LCD}}{ }^{2,} \mathrm{~V}_{\mathrm{LCD}}{ }^{3}, \mathrm{~V}_{\mathrm{LCD}}{ }^{4}$ | -0.3 to $\mathrm{V}_{\mathrm{LCD}}+0.3$ |  |
| Output voltage | $\mathrm{V}_{\text {OUT }}{ }^{1}$ | DO | -0.3 to +6.5 | V |
|  | $\mathrm{V}_{\text {OUT }}{ }^{2}$ | OSC, KS1 to KS7, P1 to P3 | -0.3 to $\mathrm{V}_{\mathrm{DD}}+0.3$ |  |
|  | $\mathrm{V}_{\text {OUT }}{ }^{3}$ | $\mathrm{V}_{\mathrm{LCD}} 0$, S1 to S65, COM1 to COM9 | -0.3 to $\mathrm{V}_{\mathrm{LCD}}+0.3$ |  |
| Output current | ${ }^{\text {O }}$ OUT ${ }^{1}$ | S1 to S65 | 300 | $\mu \mathrm{A}$ |
|  | IOUT ${ }^{2}$ | COM1 to COM9 | 3 | mA |
|  | IOUT3 | KS1 to KS7 | 1 |  |
|  | IOUT4 | P1 to P3 | 5 |  |
| Allowable power dissipation | Pd max | $\mathrm{Ta}=85^{\circ} \mathrm{C}$ | 200 | mW |
| Operating temperature | Topr |  | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | Tstg |  | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

Allowable Operating Range at $\mathrm{Ta}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, \mathrm{V} \mathrm{SS}=0 \mathrm{~V}$

| Parameter | Symbol | Conditions | Ratings |  |  | unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | min | typ | max |  |
| Supply voltage | $\mathrm{V}_{\mathrm{DD}}$ | $\mathrm{V}_{\mathrm{DD}}$ | 2.7 |  | 3.6 | v |
|  | $\mathrm{V}_{\text {LCD }}$ | $V_{\text {LCD }}$ <br> When the display contrast adjustment circuit is used. | 7.0 |  | 10.0 |  |
|  |  | VLCD <br> When the display contrast adjustment circuit is not used. | 4.5 |  | 10.0 |  |
| Output voltage | $\mathrm{V}_{\text {LCD }} 0$ | VLCD ${ }^{0}$ | $\begin{array}{r} \mathrm{V}_{\mathrm{LCD} 4} \\ +4.5 \\ \hline \end{array}$ |  | VLCD | v |
| Input voltage | $\mathrm{V}_{\mathrm{LCD}}{ }^{1}$ | $\mathrm{V}_{\mathrm{LCD}}{ }^{1}$ |  | ( $\mathrm{V}_{\mathrm{LCD}}{ }^{0}$ <br> $V_{L C D}{ }^{4}$ | $\mathrm{V}_{\mathrm{LCD}}{ }^{0}$ | v |
|  | $\mathrm{V}_{\mathrm{LCD}}{ }^{2}$ | $\mathrm{V}_{\mathrm{LCD}}{ }^{2}$ |  | $\begin{array}{r} 2 / 4 \\ \left(\mathrm{~V}_{\mathrm{LCD}}{ }^{0-}\right. \\ \left.\mathrm{V}_{\mathrm{LCD}}{ }^{4}\right) \\ \hline \end{array}$ | $\mathrm{V}_{\mathrm{LCD}}{ }^{0}$ |  |
|  | VLCD 3 | VLCD 3 |  | $\begin{array}{r} 1 / 4 \\ \left(\mathrm{~V}_{\mathrm{LCD}}{ }^{0-}\right. \\ \left.\mathrm{V}_{\mathrm{LCD}}{ }^{4}\right) \\ \hline \end{array}$ | $\mathrm{V}_{\mathrm{LCD}}{ }^{0}$ |  |
|  | VLCD ${ }^{4}$ | $\mathrm{V}_{\text {LCD }}{ }^{4}$ | 0 |  | 1.5 |  |

Continued on next page.

LC75812PT
Continued from preceding page.

| Parameter | Symbol | Conditions |  | Ratings |  |  | unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | min | typ | max |  |
| Input high level voltage | $\mathrm{V}_{\mathrm{IH}^{1}}$ | CE, CL, DI, $\overline{\mathrm{INH}}$ |  | $0.8 \mathrm{~V}_{\mathrm{DD}}$ |  | 3.6 | V |
|  |  | $\begin{aligned} & \text { CE, CL, DI, } \overline{\mathrm{INH}} \\ & \mathrm{~V}_{\mathrm{DD}}=2.7 \text { to } 3.6 \mathrm{~V} \\ & \hline \end{aligned}$ |  | $0.8 V_{\text {DD }}$ |  | 5.5 |  |
|  | $\mathrm{V}_{\mathrm{IH}}{ }^{2}$ | OSC external clock opera | ode | $0.8 \mathrm{~V}_{\text {DD }}$ |  | $\mathrm{V}_{\text {DD }}$ |  |
|  | $\mathrm{V}_{1 \mathrm{H}^{3}}$ | KI1 to KI5 |  | 0.6V ${ }_{\text {DD }}$ |  | $\mathrm{V}_{\mathrm{DD}}$ |  |
| Input low level voltage | $\mathrm{V}_{\text {IL }}{ }^{1}$ | CE, CL, DI, $\overline{\mathrm{NH}}, \mathrm{KI1}$ to KI5 |  | 0 |  | $0.2 \mathrm{~V}_{\text {DD }}$ | V |
|  | $\mathrm{V}_{\text {IL }}{ }^{2}$ | OSC external clock operating mode |  | 0 |  | $0.2 \mathrm{~V}_{\text {DD }}$ |  |
| Output pull-up voltage | $\mathrm{V}_{\text {OUP }}$ | DO |  | 0 |  | 5.5 | V |
| Recommended external resistor for RC oscillation | Rosc | OSC RC oscillator operating mode |  |  | 10 |  | $\mathrm{k} \Omega$ |
| Recommended external capacitor for RC oscillation | Cosc | OSC RC oscillator operating mode |  |  | 470 |  | pF |
| Guaranteed range of RC oscillation | fosc | OSC RC oscillator operating mode |  | 150 | 300 | 600 | kHz |
| External clock operating frequency | ${ }^{\mathrm{f}} \mathrm{CK}$ | OSC external clock operating mode [Figure 4] |  | 100 | 300 | 600 | kHz |
| External clock duty cycle | $\mathrm{D}_{\mathrm{CK}}$ | OSC external clock operating mode [Figure 4] |  | 30 | 50 | 70 | \% |
| Data setup time | tds | CL, DI | [Figure 2],[Figure 3] | 160 |  |  | ns |
| Data hold time | tdh | CL, DI | [Figure 2],[Figure 3] | 160 |  |  | ns |
| CE wait time | tcp | CE, CL | [Figure 2],[Figure 3] | 160 |  |  | ns |
| CE setup time | tcs | CE, CL | [Figure 2],[Figure 3] | 160 |  |  | ns |
| CE hold time | tch | CE, CL | [Figure 2],[Figure 3] | 160 |  |  | ns |
| High level clock pulse width | t $\phi \mathrm{H}$ | CL | [Figure 2],[Figure 3] | 160 |  |  | ns |
| Low level clock pulse width | ttL | CL | [Figure 2],[Figure 3] | 160 |  |  | ns |
| DO output delay time | tdc | DO $\mathrm{R}_{\mathrm{PU}}=4.7 \mathrm{k} \Omega \mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}$ *1 | [Figure 2],[Figure 3] |  |  | 1.5 | $\mu \mathrm{s}$ |
| DO rise time | tdr | DO RPU $=4.7 \mathrm{k} \Omega \mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}{ }^{\text {* }}$ | [Figure 2],[Figure 3] |  |  | 1.5 | $\mu \mathrm{s}$ |

Note: *1. Since the DO pin is an open-drain output, these times depend on the values of the pull-up resistor RPU and the load capacitance $\mathrm{C}_{\mathrm{L}}$.

Electrical Characteristics for the Allowable Operating Ranges

| Parameter | Symbol | Pins | Conditions | Ratings |  |  | unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | min | typ | max |  |
| Hysteresis | $\mathrm{V}_{\mathrm{H}}$ | CE, CL, DI, $\overline{\mathrm{INH}}$, KI1 to KI5 |  |  | $0.1 V_{\text {DD }}$ |  | V |
| Power-down detection voltage | $\mathrm{V}_{\text {DET }}$ |  |  | 2.0 | 2.2 | 2.4 | V |
| Input high level current | ${ }^{1} \mathrm{H}^{1}$ | CE, CL, DI, $\overline{\mathrm{INH}}$ | $\mathrm{V}_{1}=3.6 \mathrm{~V}$ |  |  | 5.0 | $\mu \mathrm{A}$ |
|  |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{I}}=5.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{DD}}=2.7 \text { to } 3.6 \mathrm{~V} \end{aligned}$ |  |  | 5.0 |  |
|  | $\mathrm{IH}^{2}$ | OSC | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {DD }}$ external clock operating mode |  |  | 5.0 |  |
| Input low level current | $\mathrm{IIL}^{1}$ | CE, CL, DI, $\overline{\mathrm{INH}}$ | $V_{1}=0 \mathrm{~V}$ | -5.0 |  |  | $\mu \mathrm{A}$ |
|  | $\mathrm{IIL}^{2}$ | OSC | $\mathrm{V}_{\mathrm{I}}=0 \mathrm{~V}$ external clock operating mode | -5.0 |  |  |  |
| Input floating voltage | VIF | KI1 to KI5 |  |  |  | $0.05 \mathrm{~V}_{\text {DD }}$ | V |
| Pull-down resistance | RPD | KI1 to KI5 | $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$ | 50 | 100 | 250 | $\mathrm{k} \Omega$ |
| Output off leakage current | IOFFH | DO | $\mathrm{V}_{\mathrm{O}}=5.5 \mathrm{~V}$ |  |  | 6.0 | $\mu \mathrm{A}$ |
| Output high level voltage | $\mathrm{V}_{\mathrm{OH}}{ }^{1}$ | S1 to S65 | $\mathrm{I}^{\mathrm{O}}=-20 \mu \mathrm{~A}$ | $\mathrm{V}_{\text {LCD }} 0-0.6$ |  |  | V |
|  | $\mathrm{V}_{\mathrm{OH}}{ }^{2}$ | COM1 to COM9 | $\mathrm{I}^{\mathrm{O}}=-100 \mu \mathrm{~A}$ | $\mathrm{V}_{\text {LCD }} 0-0.6$ |  |  |  |
|  | $\mathrm{VOH}^{3}$ | KS1 to KS7 | $\mathrm{I}_{\mathrm{O}}=-250 \mu \mathrm{~A}$ | $\mathrm{V}_{\text {DD }} 0.8$ | $\mathrm{V}_{\text {DD }}{ }^{-0.4}$ | $\mathrm{V}_{\mathrm{DD}}{ }^{-0.1}$ |  |
|  | $\mathrm{V}_{\mathrm{OH}}{ }^{4}$ | P1 to P3 | $\mathrm{I}_{\mathrm{O}}=-1 \mathrm{~mA}$ | $\mathrm{V}_{\text {DD }} 0.9$ |  |  |  |
| Output low level voltage | $\mathrm{V}_{\mathrm{OL}}{ }^{1}$ | S1 to S65 | $\mathrm{I}_{\mathrm{O}}=20 \mu \mathrm{~A}$ |  |  | $\mathrm{V}_{\mathrm{LCD}}{ }^{4+0.6}$ | V |
|  | $\mathrm{V}_{\mathrm{OL}}{ }^{2}$ | COM1 to COM9 | $\mathrm{I}^{\mathrm{O}}=100 \mu \mathrm{~A}$ |  |  | $\mathrm{V}_{\mathrm{LCD}}{ }^{4+0.6}$ |  |
|  | $\mathrm{V}_{\mathrm{OL}}{ }^{3}$ | KS1 to KS7 | $\mathrm{I}_{\mathrm{O}}=12.5 \mu \mathrm{~A}$ | 0.1 | 0.4 | 1.2 |  |
|  | $\mathrm{V}_{\mathrm{OL}}{ }^{4}$ | P1 to P3 | $\mathrm{I}_{\mathrm{O}}=1 \mathrm{~mA}$ |  |  | 0.9 |  |
|  | $\mathrm{V}_{\mathrm{OL}}{ }^{5}$ | DO | $\mathrm{l}_{\mathrm{O}}=1 \mathrm{~mA}$ |  | 0.1 | 0.3 |  |

Continued on next page.

Continued from preceding page.

| Parameter | Symbol | Pins | Conditions | Ratings |  |  | unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | min | typ | max |  |
| Output middle level voltage *2 | $\mathrm{V}_{\text {MID }}{ }^{1}$ | S1 to S65 | ${ }^{1} \mathrm{O}= \pm 20 \mu \mathrm{~A}$ | $\begin{array}{r} 2 / 4 \\ \left(\mathrm{~V}_{\mathrm{LCD}}\right. \\ \left.-\mathrm{V}_{\mathrm{LCD}}{ }^{4}\right) \\ -0.6 \end{array}$ |  | $\begin{array}{r} 2 / 4 \\ \left(\mathrm{~V}_{\mathrm{LCD}}\right. \\ \left.-\mathrm{V}_{\mathrm{LCD}}{ }^{4}\right) \\ +0.6 \\ \hline \end{array}$ | V |
|  | $\mathrm{V}_{\text {MID }}{ }^{2}$ | COM1 to COM9 | ${ }^{1} \mathrm{O}= \pm 100 \mu \mathrm{~A}$ | $\begin{array}{r} 3 / 4 \\ \left(\mathrm{~V}_{\mathrm{LCD}} 0\right. \\ \left.-\mathrm{V}_{\mathrm{LCD}}{ }^{4}\right) \\ -0.6 \end{array}$ |  | $\begin{array}{r} 3 / 4 \\ \left(\mathrm{~V}_{\mathrm{LCD}} 0\right. \\ \left.-\mathrm{V}_{\mathrm{LCD}}{ }^{4}\right) \\ +0.6 \\ \hline \end{array}$ |  |
|  | $\mathrm{V}_{\text {MID }}{ }^{3}$ | COM1 to COM9 | ${ }^{1} \mathrm{O}= \pm 100 \mu \mathrm{~A}$ | $\begin{array}{r} 1 / 4 \\ \left(\mathrm{~V}_{\mathrm{LCD}} 0\right. \\ \left.-\mathrm{V}_{\mathrm{LCD}}{ }^{4}\right) \\ -0.6 \\ \hline \end{array}$ |  | $\begin{array}{r} 1 / 4 \\ \left(\mathrm{~V}_{\mathrm{LCD}}\right. \\ \left.-\mathrm{V}_{\mathrm{LCD}}{ }^{4}\right) \\ +0.6 \\ \hline \end{array}$ |  |
| Oscillator frequency | fosc | OSC | Rosc $=10 \mathrm{k} \Omega$, $\mathrm{Cosc}=470 \mathrm{pF}$ | 210 | 300 | 390 | kHz |
| Current drain | ${ }^{\prime} \mathrm{DD}^{1}$ | $V_{\text {DD }}$ | sleep mode |  |  | 100 | $\mu \mathrm{A}$ |
|  | ${ }^{\prime} \mathrm{DD}^{2}$ | $V_{\text {DD }}$ | $\mathrm{V}_{\mathrm{DD}}=3.6 \mathrm{~V}$, output open, fosc $=300 \mathrm{kHz}$ |  | 500 | 1000 |  |
|  | ${ }_{\text {LCD }}{ }^{1}$ | $V_{\text {LCD }}$ | sleep mode |  |  | 15 |  |
|  | $\mathrm{l}_{\text {LCD }}{ }^{2}$ | $V_{\text {LCD }}$ | $\mathrm{V}_{\mathrm{LCD}}=10.0 \mathrm{~V}$, output open, fosc $=300 \mathrm{kHz}$, When the display contrast adjustment circuit is used. |  | 450 | 900 |  |
|  | ${ }_{\text {LCD }}{ }^{3}$ | $V_{\text {LCD }}$ | $\mathrm{V}_{\mathrm{LCD}}=10.0 \mathrm{~V}$, output open, fosc $=300 \mathrm{kHz}$, When the display contrast adjustment circuit is not used. |  | 200 | 400 |  |

Note: *2. Excluding the bias voltage generation divider resistor built into the $\mathrm{V}_{\mathrm{LCD}} 0, \mathrm{~V}_{\mathrm{LCD}} 1, \mathrm{~V}_{\mathrm{LCD}} 2, \mathrm{~V}_{\mathrm{LCD}} 3$, and $\mathrm{V}_{\mathrm{LCD}}{ }^{4}$. (See Figure 1.)

[Figure 1]
(1) When CL is stopped at the low level

[Figure 2]
(2) When CL is stopped at the high level

[Figure 3]
(3) OSC pin clock timing in external clock operating mode
osc


$$
\begin{aligned}
& \mathrm{f}_{\mathrm{CK}}=\frac{1}{\mathrm{t}_{\mathrm{CK}} \mathrm{H}+\mathrm{t}_{\mathrm{CK}} \mathrm{~L}} \quad[\mathrm{kHz}] \\
& \mathrm{D}_{\mathrm{CK}}=\frac{\mathrm{t}_{\mathrm{CK}} \mathrm{H}}{\mathrm{t}_{\mathrm{CK}} \mathrm{H}+\mathrm{t}_{\mathrm{CK}} \mathrm{~L}} \times 100[\%]
\end{aligned}
$$

[Figure 4]

## Package Dimensions

unit : mm (typ)
3274


## Pin Assignments



## Block Diagram



Pin Functions

| Pin | Pin No. | Function | Active | I/O | Handling when unused |
| :---: | :---: | :---: | :---: | :---: | :---: |
| S1 to S64 <br> S65/COM9 | $\begin{gathered} 1 \text { to } 64 \\ 65 \end{gathered}$ | Segment driver outputs. <br> S65/COM9 can be used as common driver output pin under the "set display technique" instruction. | - | O | OPEN |
| COM1 to COM8 | 73 to 66 | Common driver outputs. | - | O | OPEN |
| $\begin{gathered} \text { KS1/P1 } \\ \text { KS2/P2 } \\ \text { KS3 to KS6 } \\ \text { KS7/P3 } \end{gathered}$ | $\begin{gathered} 74 \\ 75 \\ 76 \text { to } 79 \\ 85 \end{gathered}$ | Key scan outputs. Although normal key scan timing lines require diodes to be inserted in the timing lines to prevent shorts, since these outputs are unbalanced CMOS transistor outputs, these outputs will not be damaged by shorting when these outputs are used to form a key matrix. KS1/P1, KS2/P2, and KS7/P3 can be used as general-purpose output ports under the "set key scan output port/general-purpose output port state" instruction. | - | O | OPEN |
| KI1 to KI5 | 80 to 84 | Key scan inputs. <br> These pins have built-in pull-down resistors. | H | 1 | GND |
| OSC | 95 | Oscillator connections. An oscillator circuit is formed by connecting an external resistor and capacitor to this pin. This pin can also be used as the external clock input pin with the "set display technique" instruction. | - | I/O | $V_{\text {DD }}$ |
| CE | 98 | Serial data interface connections to the controller. Note that DO, | H | 1 |  |
| CL | 99 | CE: Chip enable | 个 | 1 | GND |
| DI | 100 | CL: Synchronization clock | - | 1 |  |
| DO | 97 | DO: Output data | - | 0 | OPEN |
| $\overline{\mathrm{INH}}$ | 96 | Input that turns the display off, disables key scanning, and forces the general-purpose output ports low. <br> - When $\overline{\mathrm{NH}}$ is low ( $\mathrm{V}_{\mathrm{SS}}$ ): <br> - Display off <br> S1 to S64="L" (VLCD $\left.{ }^{4}\right)$ <br> S65/COM9="L" (VLCD ${ }^{4}$ ) <br> COM1 to COM8="L" (VLCD4) <br> - General-purpose output ports P1 to P3=low ( $\mathrm{V}_{\mathrm{SS}}$ ) <br> - Key scanning disabled: KS1 to KS7=low (VSS) <br> - All the key data is reset to low. <br> - When $\overline{\mathrm{INH}}$ is high ( $\mathrm{V}_{\mathrm{DD}}$ ): <br> - Display on <br> - The state of the pins as key scan output pins or general-purpose output ports can be set with the "set key scan output port/general-purpose output port state" instruction. <br> - Key scanning is enabled. <br> However, serial data can be transferred when the $\overline{\mathrm{NH}}$ pin is low. | L | 1 | $V_{\text {DD }}$ |
| TEST | 94 | This pin must be connected to ground. | - | 1 | - |
| $\mathrm{V}_{\mathrm{LCD}}{ }^{0}$ | 88 | LCD drive 4/4 bias voltage (high level) supply pin. The level on this pin can be changed by the display contrast adjustment circuit. However, ( $\mathrm{V}_{\mathrm{LCD}}{ }^{0}-\mathrm{V}_{\mathrm{LCD}}{ }^{4}$ ) must be greater than or equal to 4.5 V . Also, external power must not be applied to this pin since the pin circuit includes the display contrast adjustment circuit. | - | O | OPEN |
| $\mathrm{V}_{\mathrm{LCD}}{ }^{1}$ | 89 | LCD drive $3 / 4$ bias voltage (middle level) supply pin. This pin can be used to supply the $3 / 4\left(V_{L C D}-V_{L C D} 4\right)$ voltage level externally. | - | 1 | OPEN |
| $\mathrm{V}_{\mathrm{LCD}}{ }^{2}$ | 90 | LCD drive $2 / 4$ bias voltage (middle level) supply pin. This pin can be used to supply the $2 / 4\left(\mathrm{~V}_{\mathrm{LCD}}{ }^{0}-\mathrm{V}_{\mathrm{LCD}}{ }^{4}\right)$ voltage level externally. | - | 1 | OPEN |

Continued on next page.

Continued from preceding page.

| Pin | Pin No. | Function | Active | I/O | Handling when unused |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {LCD }}{ }^{3}$ | 91 | LCD drive $1 / 4$ bias voltage (middle level) supply pin. This pin can be used to supply the $1 / 4\left(\mathrm{~V}_{\mathrm{LCD}} 0-\mathrm{V}_{\mathrm{LCD}}{ }^{4}\right)$ voltage level externally. | - | 1 | OPEN |
| $\mathrm{V}_{\text {LCD }}{ }^{4}$ | 92 | LCD drive 0/4 bias voltage (low level) supply pin. Fine adjustment of the display contrast can be implemented by connecting an external variable resistor to this pin. However, ( $\mathrm{V}_{\mathrm{LCD}}{ }^{0}-\mathrm{V}_{\mathrm{LCD}}{ }^{4}$ ) must be greater than or equal to 4.5 V , and $\mathrm{V}_{\mathrm{LCD}}{ }^{4}$ must be in the range 0 V to 1.5 V , inclusive. | - | 1 | GND |
| $\mathrm{V}_{\mathrm{DD}}$ | 86 | Logic block power supply connection. Provide a voltage of between 2.7 to 3.6 V . | - | - | - |
| $\mathrm{V}_{\text {LCD }}$ | 87 | LCD driver block power supply connection. Provide a voltage of between 7.0 to 10.0 V when the display contrast adjustment circuit is used and provide a voltage of between 4.5 to 10.0 V when the circuit is not used. | - | - | - |
| $V_{\text {SS }}$ | 93 | Power supply connection. Connect to ground. | - | - | - |

## Block Functions

- AC (address counter)

AC is a counter that provides the addresses used for DCRAM and ADRAM.
The address is automatically modified internally, and the LCD display state is retained.

- DCRAM (data control RAM)

DCRAM is RAM that is used to store display data expressed as 8-bit character codes. (These character codes are converted to $5 \times 7$ or $5 \times 8$ dot matrix character patterns using CGROM or CGRAM.) DCRAM has a capacity of $52 \times 8$ bits, and can hold 52 characters. The table below lists the correspondence between the 6 -bit DCRAM address loaded into AC and the display position on the LCD panel.

- When the DCRAM address loaded into AC is 00 H .

| Display digit | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DCRAM address (hexadecimal) | 00 | 01 | 02 | 03 | 04 | 05 | 06 | 07 | 08 | 09 | $0 A$ | $0 B$ | $0 C$ |

However, when the display shift is performed by specifying MDATA, the DCRAM address shifts as shown below.

| Display digit | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DCRAM address (hexadecimal) | 01 | 02 | 03 | 04 | 05 | 06 | 07 | 08 | 09 | $0 A$ | $0 B$ | $0 C$ | $0 D$ |


| Display digit | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DCRAM address (hexadecimal) | 33 | 00 | 01 | 02 | 03 | 04 | 05 | 06 | 07 | 08 | 09 | $0 A$ | $0 B$ |

Note: *3. The DCRAM address is expressed in hexadecimal.

| Least significant bit $\stackrel{\downarrow}{\downarrow}$ |  |  |  |  | Most signific $\downarrow$ MSB |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DCRAM address | DAO | DA1 | DA2 | DA3 | DA4 | DA5 |
| $\checkmark$ Hexadecimal |  |  |  |  |  |  |

Example: When the DCRAM address is 2EH.

| DA0 | DA1 | DA2 | DA3 | DA4 | DA5 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 1 | 1 | 0 | 1 |

Note: *4. $5 \times 7$ dots • • • • 13th digit display $5 \times 7$ dots
$5 \times 8$ dots $\bullet \bullet \bullet \bullet 13$ th digit display $4 \times 8$ dots

- ADRAM (Additional data RAM)

ADRAM is RAM that is used to store the ADATA display data. ADRAM has a capacity of $13 \times 5$ bits, and the stored display data is displayed directly without the use of CGROM or CGRAM. The table below lists the correspondence between the 4-bit ADRAM address loaded into AC and the display position on the LCD panel.

- When the ADRAM address loaded into AC is 0 H . (Number of digit displayed: 13)

| Display digit | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADRAM address (hexadecimal) | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C |

However, when the display shift is performed by specifying ADATA, the ADRAM address shifts as shown below.

| Display digit | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADRAM address (hexadecimal) | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | 0 |


| Display digit | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADRAM address (hexadecimal) | C | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B |

Note: *5. The ADRAM address is expressed in hexadecimal.


Example: When the ADRAM address is AH.

| RA0 | RA1 | RA2 | RA3 |
| :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 |

Note: *6. $5 \times 7$ dots • • • • 13th digit display 5 dots
$5 \times 8$ dots $\bullet \bullet \bullet 13$ th digit display 4 dots

- CGROM (Character generator ROM)

CGROM is ROM that is used to generate the 240 kinds of $5 \times 7$ or $5 \times 8$ dot matrix character patterns from the 8 -bit character codes. CGROM has a capacity of $240 \times 40$ bits. When a character code is written to DCRAM, the character pattern stored in CGROM corresponding to the character code is displayed at the position on the LCD corresponding to the DCRAM address loaded into AC.

- CGRAM (Character generator RAM)

CGRAM is RAM to which user programs can freely write arbitrary character patterns. Up to 16 kinds of $5 \times 7$ or $5 \times 8$ dot matrix character patterns can be stored. CGRAM has a capacity of $16 \times 40$ bits.

## Serial Data Input

(1) When CL is stopped at the low level

(2) When CL is stopped at the high level


- B0 to B3, A0 to A3: CCB address 42 H
- D0 to D119: Instruction data

The data is acquired on the rising edge of the CL signal and latched on the falling edge of the CE signal. When transferring instruction data from the microcontroller, applications must assure that the time from the transfer of one set of instruction data until the next instruction data transfer is significantly longer than the instruction execution time.
Instruction Table

Notes: *7. Be sure to execute the "set display technique" instruction first after power-on ( $V_{\text {DET-based system reset }) \text {. Note that the execution time of this first instruction is } 108 \mu s}$
(fosc $=300 \mathrm{kHz}, \mathrm{f}_{\mathrm{CK}}=300 \mathrm{kHz}$ ).
*8. When the sleep mode $(\mathrm{SP}=1)$ is set, the execution time is $27 \mu \mathrm{~s}$ (when fosc $=300 \mathrm{kHz}, \mathrm{f}_{\mathrm{CK}}=300 \mathrm{kHz}$ ).
*9. The data format differs when the DCRAM data write instruction is executed in the normal increment mode (IM1 $=1$, IM2 $=0$ ) or in the super increment mode (IM1 $=0$, $\mathrm{IM} 2=1$ ).
(See the detailed descriptions.)
*10. The data format differs when the ADRAM data write instruction is executed in the normal increment mode (IM1=1, IM2 $=0$ ) or in the super increment mode
( $\mathrm{IM} 1=0, \mathrm{IM} 2=1$ ). Note that the execution time for the ADRAM data write instruction executed in the super increment mode is $\mathrm{ti} \mu \mathrm{s}$ (fosc $=300 \mathrm{kHz}, \mathrm{f} \mathrm{CK}=300 \mathrm{kHz}$ ).
(See the detailed descriptions.)
*11. The execution times listed here apply when fosc $=300 \mathrm{kHz}, \mathrm{f}_{\mathrm{CK}}=300 \mathrm{kHz}$. The execution times differ when the oscillator frequency fosc or the external
clock frequency $\mathrm{f}_{\mathrm{CK}}$ differs.
Example: When fosc $=210 \mathrm{kH}$
Example: When fosc $=210 \mathrm{kHz}, \mathrm{f}_{\mathrm{CK}}=210 \mathrm{kHz}$
$27 \mu \mathrm{~s} \times \frac{300}{210}=39 \mu \mathrm{~s}, 108 \mu \mathrm{~s} \times \frac{300}{210}=155 \mu \mathrm{~s}$, ti $\mu \mathrm{s} \times \frac{300}{210}=\mathrm{ti} \times 1.43 \mu \mathrm{~s}$

## Detailed Instruction Descriptions

- Set display technique ... <Sets the display technique>
(Display technique)

| Code |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D112 | D113 | D114 | D115 | D116 | D117 | D118 | D119 |
| DT | FC0 | FC1 | OC | 0 | 0 | 0 | 1 |
| X: don't care |  |  |  |  |  |  |  |

Note: Be sure to execute the "set display technique" instruction first after power-on (VDET-based system reset).

DT: Sets the display technique

| DT | Display technique | Output pins |
| :---: | :---: | :---: |
|  |  | S65/COM9 |
| 0 | $1 / 8$ duty, $1 / 4$ bias drive | S65 |
| 1 | $1 / 9$ duty, $1 / 4$ bias drive | COM 9 |

Note: *12. S65: Segment output COM9: Common output

FC0, FC1: Sets the frame frequency of the common and segment output waveforms

| FC0 |  | FC1 | Frame frequency |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  | $1 / 8$ duty, $1 / 4$ bias drive <br> $\mathrm{f8}[\mathrm{~Hz}]$ | $1 / 9$ duty, $1 / 4$ bias drive <br> $\mathrm{f9}[\mathrm{~Hz}]$ |  |
| 0 | 0 | fosc $/ 3072, \mathrm{f}_{\mathrm{CK}} / 3072$ | fosc $/ 3456, \mathrm{f}_{\mathrm{CK}} / 3456$ |  |
| 1 | 0 | fosc $/ 1536, \mathrm{f}_{\mathrm{CK}} / 1536$ | fosc $/ 1728, \mathrm{f}_{\mathrm{CK}} / 1728$ |  |
| 0 | 1 | fosc $/ 768, \mathrm{f}_{\mathrm{CK}} / 768$ | fosc $/ 864, \mathrm{f}_{\mathrm{CK}} / 864$ |  |

OC: Sets the RC oscillator operating mode and external clock operating mode.

| OC | OSC pin function |
| :---: | :---: |
| 0 | RC oscillator operating mode |
| 1 | External clock operating mode |

Note: *13. When selecting the RC oscillator operating mode, be sure to connect an external resistor Rosc and an external capacitor Cosc to the OSC pin.

- Display on/off control ... <Turns the display on or off>
(Display ON/OFF control)

| Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D96 D97 D98 | D99 D100 | D101 | D102 | D103 | D104 | D105 | D106 | D107 |  |  | 9 | 110 | D111 | D112 | D113 | D114 | D115 | D116 | D117 | D118 | D119 |
| DG1 DG2 DG | DG4 DG5 | DG6 | DG7 | DG8 | DG9 | DG10 | DG11 | DG12 |  |  |  | X | X | M | A | SC | SP | 0 | 0 | 1 | 0 |

X: don't care
M, A: Specifies the data to be turned on or off

| M | A | Display operating state |
| :---: | :---: | :--- |
| 0 | 0 | Both MDATA and ADATA are turned off (The display is forcibly turned off regardless of the DG1 to DG13 data.) |
| 0 | 1 | Only ADATA is turned on (The ADATA of display digits specified by the DG1 to DG13 data are turned on.) |
| 1 | 0 | Only MDATA is turned on (The MDATA of display digits specified by the DG1 to DG13 data are turned on.) |
| 1 | 1 | Both MDATA and ADATA are turned on <br> (The MDATA and ADATA of display digits specified by the DG1 to DG13 data are turned on.) |

Note: *14. MDATA, ADATA
$5 \times 7$ dot matrix display
00000 ----- AdATA

--- MDATA
$5 \times 8$ dot matrix display
OOOOO ------ ADATA


## LC75812PT

DG1 to DG13: Specifies the display digit

| Display digit | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Display digit data | DG1 | DG2 | DG3 | DG4 | DG5 | DG6 | DG7 | DG8 | DG9 | DG10 | DG11 | DG12 | DG13 |

For example, if DG1 to DG7 are 1, and DG8 to DG13 are 0 , then display digits 1 to 7 will be turned on, and display digits 8 to 13 will be turned off (blanked).

SC: Controls the common and segment output pins

| SC | Common and segment output pin states |
| :---: | :---: |
| 0 | Output of LCD drive waveforms |
| 1 | Fixed at the $\mathrm{V}_{\mathrm{LCD}} 4$ level (all segments off) |

Note: *15. When SC is 1 , the S 1 to S 65 and COM1 to COM9 output pins are set to the $\mathrm{V}_{\mathrm{LCD}} 4$ level, regardless of the $\mathrm{M}, \mathrm{A}$, and DG1 to DG13 data.

SP: Controls the normal mode and sleep mode

| SP | Mode |
| :---: | :---: |
| 0 | Normal mode |
| 1 | Sleep mode <br> The common and segment pins go to the $\mathrm{V}_{\mathrm{LCD}} 4$ level and the oscillator on the OSC pin is stopped (although it operates during) key scan operations) in RC oscillator operating mode ( $O C=" 0$ ") and reception of the external clock is stopped (external clock is received during key scan operations) in external clock operating mode (OC="1"), to reduce current drain. <br> Although the "display on/off control", "set display contrast" and "set key scan output port/general-purpose output port state" (disallowed to set pins P1 to P3 for PWM signal output and pin P3 for clock signal output) instructions can be executed in this mode, applications must return the IC to normal mode to execute any of the other instruction setting. When the IC is in external clock operating mode, be sure to stop the external clock input after the lapse of the instruction execution time ( $27 \mu \mathrm{~s}$ : $\mathrm{f}_{\mathrm{CK}}=300 \mathrm{kHz}$ ). |

- Display shift ... <Shifts the display>
(Display shift)

| Code |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D112 | D113 | D114 | D115 | D116 | D117 | D118 | D119 |  |  |
| M | A | R/L | X | 0 | 0 | 1 | 1 |  |  |

M, A: Specifies the data to be shifted

| M | A | Shift operating state |
| :--- | :--- | :--- |
| 0 | 0 | Neither MDATA nor ADATA is shifted |
| 0 | 1 | Only ADATA is shifted |
| 1 | 0 | Only MDATA is shifted |
| 1 | 1 | Both MDATA and ADATA are shifted |

R/L: Specifies the shift direction

| R/L | Shift direction |
| :---: | :---: |
| 0 | Shift left |
| 1 | Shift right |

- Set AC address... <Specifies the DCRAM and ADRAM address for AC>
(Set AC)

| Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D104 | D105 | D106 | D107 | D108 | D109 | D110 | D111 | D112 | D113 | D114 | D115 | D116 | D117 | D118 | D119 |
| DAO | DA1 | DA2 | DA3 | DA4 | DA5 | X | X | RAO | RA1 | RA2 | RA3 | 0 | 1 | 0 | 0 |

X: don't care
DA0 to DA5: DCRAM address

| DAO | DA1 | DA2 | DA3 | DA4 | DA5 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| LSB |  |  |  |  | MSB |
| $\uparrow$ |  |  |  |  | $\uparrow$ |
| Least significant bit Most signific |  |  |  |  |  |

RA0 to RA3: ADRAM address

| RA0 | RA1 | RA2 | RA3 |
| :---: | :---: | :---: | :---: |
| LSB |  |  | MSB |
| $\uparrow$ |  |  | $\uparrow$ |

Least significant bit Most significant bit
This instruction loads the 6-bit DCRAM address DA0 to DA5 and the 4-bit ADRAM address RA0 to RA3 into the AC.

- DCRAM data write $\ldots$ < Specifies the DCRAM address and stores data at that address> (Write data to DCRAM)

| Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D96 | D97 | D98 | D99 | D100 | D101 | D102 | D103 | D104 | D105 | D106 | D107 | D108 | D109 | D110 | D111 | D112 | D113 | D114 | D115 | D116 | D117 | D118 | D119 |
| AC0 | AC1 | AC2 | AC3 | AC4 | AC5 | AC6 | AC7 | DAO | DA1 | DA2 | DA3 | DA4 | DA5 | X | X | IM1 | IM2 | X | X | 0 | 1 | 0 | 1 |

X: don't care
DA0 to DA5: DCRAM address

| DAO | DA1 | DA2 | DA3 | DA4 | DA5 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| LSB |  |  |  |  | MSB |
| $\uparrow$ |  |  |  |  | $\uparrow$ |
| Least significant bit |  |  |  |  | signifi |

AC0 to AC7: DCRAM data (character code)

| AC0 | AC1 | AC2 | AC3 | AC4 | AC5 | AC6 | AC7 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LSB |  |  |  |  |  |  |  |
| $\uparrow$ |  |  |  | MSB |  |  |  |
| $\uparrow$ |  |  |  |  |  |  |  |
| Least significant bit |  |  |  |  |  |  |  |

This instruction writes the 8 bits of data AC 0 to AC 7 to DCRAM. This data is a character code, and is converted to a $5 \times 7$ or $5 \times 8$ dot matrix display data using CGROM or CGRAM.

IM1, IM2: Sets the method of writing data to DCRAM

| IM1 | IM2 |  |
| :---: | :---: | :--- |
| 0 | 0 | Normal DCRAM data write (Specifies the DCRAM address and writes the DCRAM data.) |
| 1 | 0 | Normal increment mode DCRAM data write (Increments the DCRAM address by +1 each time data is written to DCRAM.) |
| 0 | 1 | Super increment mode DCRAM data write (Writes 2 to 13 characters of DCRAM data in single operation.) |

Notes: *16.

- DCRAM data write method when $\mathrm{IM} 1=0, \mathrm{IM} 2=0$

- DCRAM data write method when $\mathrm{IM} 1=1, \mathrm{IM} 2=0$
(Instructions other than the "DCRAM data write" instruction cannot be executed.)

- DCRAM data write method when $\mathrm{IM} 1=0, \mathrm{IM} 2=1$
CE
$\mathrm{ti}=13.5 \mu \mathrm{~s} \times\left(\frac{\mathrm{n}}{8}-1\right)$
$(\mathrm{n}=8 \mathrm{~m}+16, \mathrm{~m}$ is an integer between 2 and 13 that is the number of characters written as DCRAM data.)
For example

$$
\left\{\begin{array}{l}
\text { When } \mathrm{n}=32 \text { bits }(\mathrm{m}=2): \mathrm{ti}=40.5 \mu \mathrm{~s}\left(\mathrm{fosc}=300 \mathrm{kHz}, \mathrm{f}_{\mathrm{CK}}=300 \mathrm{kHz}\right) \\
\text { When } \mathrm{n}=80 \text { bits }(\mathrm{m}=8): \mathrm{ti}=121.5 \mu \mathrm{~s}\left(\text { fosc }=300 \mathrm{kHz}, \mathrm{f}_{\mathrm{CK}}=300 \mathrm{kHz}\right) \\
\text { When } \mathrm{n}=120 \text { bits }(\mathrm{m}=13): \mathrm{ti}=189.0 \mu \mathrm{~s}\left(\text { fosc }=300 \mathrm{kHz}, \mathrm{f}_{\mathrm{CK}}=300 \mathrm{kHz}\right)
\end{array}\right.
$$

Note that the instruction execution time of $27 \mu \mathrm{~s}$ and ti values in $\mu \mathrm{s}$ apply when $\mathrm{fosc}=300 \mathrm{kHz}$ and $\mathrm{f} \mathrm{CK}=300 \mathrm{kHz}$, and that these execution times will differ when the CR oscillator frequency fosc and external clock frequency $\mathrm{f}_{\mathrm{CK}}$ differ.

Data format at (1) (24 bits)

| Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D96 | D97 | D98 | D99 | D100 | D101 | D102 | D103 | D104 | D105 | D106 | D107 | D108 | D109 | D110 | D111 | D112 | D113 | D114 | D115 | D116 | D117 | D118 | D119 |
| AC0 | AC1 | AC2 | AC3 | AC4 | AC5 | AC6 | AC7 | DAO | DA1 | DA2 | DA3 | DA4 | DA5 | X | X | 0 | 0 | X | X | 0 | 1 | 0 | 1 |

Data format at (2) (24 bits)

| Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D96 | D97 | D98 | D99 | D100 | D101 | D102 | D103 | D104 | D105 | D106 | D107 | D108 | D109 | D110 | D111 | D112 | D113 | D114 | D115 | D116 | D117 | D118 | D119 |
| ACO | AC1 | AC2 | AC3 | AC4 | AC5 | AC6 | AC7 | DAO | DA1 | DA2 | DA3 | DA4 | DA5 | X | X | 1 | 0 | X | X | 0 | 1 | 0 | 1 |

X: don't care
Data format at (3) (8 bits)

| Code |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D112 | D113 | D114 | D115 | D116 | D117 | D118 | D119 |
| AC0 | AC1 | AC2 | AC3 | AC4 | AC5 | AC6 | AC7 |

Data format at (4) (16 bits)

| Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D104 | D105 | D106 | D107 | D108 | D109 | D110 | D111 | D112 | D113 | D114 | D115 | D116 | D117 | D118 | D119 |
| AC0 | AC1 | AC2 | AC3 | AC4 | AC5 | AC6 | AC7 | 0 | 0 | X | X | 0 | 1 | 0 | 1 |

Data format at (5) ( n bit)


| Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D96 | D97 | D98 | D99 | D100 | D101 | D102 | D103 | D104 | D105 | D106 | D107 | D108 | D109 | D110 | D111 | D112 | D113 | D114 | D115 | D116 | D117 | D118 | D119 |
| $\mathrm{ACO}_{\mathrm{m}}$ | AC1 ${ }_{\text {m }}$ | AC2m | $\mathrm{AC3}_{\text {m }}$ | AC4m | AC5 ${ }_{\text {m }}$ | AC6m | $\mathrm{AC7}_{\mathrm{m}}$ | $\mathrm{DAO}_{1}$ | DA1 ${ }_{1}$ | DA2 ${ }_{1}$ | DA3 ${ }_{1}$ | DA4 ${ }_{1}$ | DA5 ${ }_{1}$ | X | X | 0 | 1 | X | X | 0 | 1 | 0 | 1 |

X: don't care

Here, $\mathrm{n}=8 \mathrm{~m}+16, \mathrm{z}=104-8 \mathrm{~m}$ ( m is an integer between 2 and 13 that is the number of characters written as DCRAM data.)
Correspondence between the DCRAM address and the DCRAM data

| DCRAM address | DCRAM data |
| :---: | :---: |
| $\mathrm{DAO}_{1}$ to $\mathrm{DA5}_{1}$ | $\mathrm{ACO} 0_{1}$ to $\mathrm{AC} 7_{1}$ |
| $\left(\mathrm{DAO}_{1}\right.$ to $\left.\mathrm{DA5} 5_{1}\right)+1$ | $\mathrm{ACO}_{2}$ to $\mathrm{AC} 7_{2}$ |
| $\left(\mathrm{DAO}_{1}\right.$ to $\left.\mathrm{DA5} 5_{1}\right)+2$ | $\mathrm{ACO}_{3}$ to $\mathrm{AC} 7_{3}$ |
| $\vdots$ | $\vdots$ |
|  | $\left(\mathrm{DAO}_{1}\right.$ to $\left.\mathrm{DA5} 5_{1}\right)+(\mathrm{m}-3)$ |
| $\left(\mathrm{DAO} 0_{1}\right.$ to $\left.\mathrm{DA5} 5_{1}\right)+(\mathrm{m}-2)$ | $\mathrm{ACO} 0_{\mathrm{m}-2}$ to $\mathrm{AC} 7_{\mathrm{m}-2}$ |
| $\left(\mathrm{DAO} 0_{1}\right.$ to $\left.\mathrm{DA5} 5_{1}\right)+(\mathrm{m}-1)$ | $\mathrm{ACO} 0_{\mathrm{m}-1}$ to $\mathrm{AC} 7_{\mathrm{m}-1}$ |

Example 1: When $\mathrm{n}=32$ bits ( $\mathrm{m}=2: 2$ characters DCRAM data write operation)

| Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D88 | D89 | D90 | D91 | D92 | D93 | D94 | D95 | D96 | D97 | D98 | D99 | D100 | D101 | D102 | D103 |
| $\mathrm{ACO}_{1}$ | $\mathrm{ACl}_{1}$ | $\mathrm{AC2}_{1}$ | $\mathrm{AC3}_{1}$ | $\mathrm{AC4}_{1}$ | $\mathrm{AC5}_{1}$ | AC6 ${ }_{1}$ | $A C 71$ | $\mathrm{ACO}_{2}$ | $\mathrm{ACl}_{2}$ | $\mathrm{AC2}_{2}$ | $\mathrm{AC3}_{2}$ | $\mathrm{AC4}_{2}$ | $\mathrm{AC5}_{2}$ | $\mathrm{AC6}_{2}$ | $\mathrm{AC7}_{2}$ |


| Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D104 | D105 | D106 | D107 | D108 | D109 | D110 | D111 | D112 | D113 | D114 | D115 | D116 | D117 | D118 | D119 |
| DAO 1 | DA1 ${ }_{1}$ | DA2 ${ }_{1}$ | DA3 ${ }_{1}$ | DA4 1 | DA5 ${ }_{1}$ | X | X | 0 | 1 | X | X | 0 | 1 | 0 | 1 |

X: don't care
Correspondence between the DCRAM address and the DCRAM data
$\left.\begin{array}{|c|c|}\hline \text { DCRAM address } & \text { DCRAM data } \\ \hline \mathrm{DAO}_{1} \text { to } \mathrm{DA5} & 1\end{array}\right] \mathrm{ACO}_{1}$ to $\mathrm{AC} 7_{1}$.

Example 2: When $\mathrm{n}=80$ bits ( $\mathrm{m}=8: 8$ characters DCRAM data write operation)

| Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D40 | D41 | D42 | D43 | D44 | D45 | D46 | D47 | D48 | D49 | D50 | D51 | D52 | D53 | D54 | D55 |
| $\mathrm{ACO}_{1}$ | $\mathrm{ACl}_{1}$ | $\mathrm{AC2}_{1}$ | $\mathrm{AC3}_{1}$ | $\mathrm{AC4}_{1}$ | $\mathrm{AC5}_{1}$ | AC6 ${ }_{1}$ | $\mathrm{AC7}_{1}$ | $\mathrm{ACO}_{2}$ | $\mathrm{AC1}_{2}$ | $\mathrm{AC2}_{2}$ | $\mathrm{AC3}_{2}$ | $\mathrm{AC4}_{2}$ | $\mathrm{AC5}_{2}$ | $\mathrm{AC6}_{2}$ | $\mathrm{AC7}_{2}$ |


| Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D56 | D57 | D58 | D59 | D60 | D61 | D62 | D63 | D64 | D65 | D66 | D67 | D68 | D69 | D70 | D71 |
| $\mathrm{ACO}_{3}$ | $\mathrm{AC1}_{3}$ | $\mathrm{AC2}_{3}$ | $\mathrm{AC3}_{3}$ | $\mathrm{AC4}_{3}$ | $\mathrm{AC5}_{3}$ | $\mathrm{AC6}_{3}$ | $\mathrm{AC7}_{3}$ | $\mathrm{ACO}_{4}$ | $\mathrm{AC1}_{4}$ | $\mathrm{AC}_{2} 4$ | $\mathrm{AC3}_{4}$ | $\mathrm{AC4}_{4}$ | $\mathrm{AC5}_{4}$ | $\mathrm{AC6}_{4}$ | $\mathrm{AC7}_{4}$ |


| Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D72 | D73 | D74 | D75 | D76 | D77 | D78 | D79 | D80 | D81 | D82 | D83 | D84 | D85 | D86 | D87 |
| $\mathrm{ACO}_{5}$ | $\mathrm{AC1}_{5}$ | $\mathrm{AC2}_{5}$ | $\mathrm{AC3}_{5}$ | $\mathrm{AC4}_{5}$ | $\mathrm{AC5}_{5}$ | $\mathrm{AC6}_{5}$ | $\mathrm{AC7}_{5}$ | $\mathrm{ACO}_{6}$ | $\mathrm{AC1}_{6}$ | $\mathrm{AC2}_{6}$ | $\mathrm{AC3}_{6}$ | $\mathrm{AC4}_{6}$ | $\mathrm{AC5}_{6}$ | $\mathrm{AC6}_{6}$ | $\mathrm{AC7}_{6}$ |


| Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D88 | D89 | D90 | D91 | D92 | D93 | D94 | D95 | D96 | D97 | D98 | D99 | D100 | D101 | D102 | D103 |
| $\mathrm{ACO}_{7}$ | $\mathrm{AC1}_{7}$ | $\mathrm{AC}_{2}{ }_{7}$ | $\mathrm{AC3}_{7}$ | $\mathrm{AC}_{4}$ | $\mathrm{AC5}_{7}$ | $\mathrm{AC6}_{7}$ | $\mathrm{AC7}_{7}$ | $\mathrm{ACO}_{8}$ | $\mathrm{AC1}_{8}$ | $\mathrm{AC2}_{8}$ | $\mathrm{AC3}_{8}$ | $\mathrm{AC4}_{8}$ | $\mathrm{AC5}_{8}$ | AC68 | $A C 78$ |



Correspondence between the DCRAM address and the DCRAM data

| DCRAM address | DCRAM data |
| :---: | :---: |
| $\mathrm{DAO}_{1}$ to DA5 ${ }_{1}$ | $\mathrm{ACO}_{1}$ to $\mathrm{AC7}_{1}$ |
| $\left(\mathrm{DAO}_{1}\right.$ to $\left.\mathrm{DA5}_{1}\right)+1$ | $\mathrm{ACO}_{2}$ to $\mathrm{AC7}_{2}$ |
| $\left(\mathrm{DAO}_{1}\right.$ to $\left.\mathrm{DA5}_{1}\right)+2$ | $\mathrm{ACO}_{3}$ to $\mathrm{AC7}_{3}$ |
| $\left(\mathrm{DAO}_{1}\right.$ to $\left.\mathrm{DA5}_{1}\right)+3$ | $\mathrm{ACO}_{4}$ to $\mathrm{AC7}_{4}$ |
| $\left(\mathrm{DAO}_{1}\right.$ to $\left.\mathrm{DA5}_{1}\right)+4$ | $\mathrm{ACO}_{5}$ to $\mathrm{AC7}_{5}$ |
| $\left(\mathrm{DAO}_{1}\right.$ to $\left.\mathrm{DA5}_{1}\right)+5$ | $\mathrm{ACO}_{6}$ to $\mathrm{AC7}_{6}$ |
| $\left(\mathrm{DAO}_{1}\right.$ to $\left.\mathrm{DA5}_{1}\right)+6$ | $\mathrm{ACO}_{7}$ to $\mathrm{AC7}_{7}$ |
| $\left(\mathrm{DAO}_{1}\right.$ to $\left.\mathrm{DA5}_{1}\right)+7$ | $\mathrm{ACO}_{8}$ to $\mathrm{AC7}_{8}$ |

Example 3: When $\mathrm{n}=120$ bits ( $\mathrm{m}=13$ : 13 characters DCRAM data write operation)

| Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D0 | D1 | D2 | D3 | D4 | D5 | D6 | D7 | D8 | D9 | D10 | D11 | D12 | D13 | D14 | D15 |
| $A C 0_{1}$ | $A C 1_{1}$ | $A C 2_{1}$ | $A C 3_{1}$ | $A C 4_{1}$ | $A C 5_{1}$ | $A C 6_{1}$ | $A C 7_{1}$ | $A C 0_{2}$ | $A C 1_{2}$ | $A C 2_{2}$ | $A C 3_{2}$ | $A C 4_{2}$ | $A C 5$ | $A C 6_{2}$ | $A C 7_{2}$ |


| Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D16 | D17 | D18 | D19 | D20 | D21 | D22 | D23 | D24 | D25 | D26 | D27 | D28 | D29 | D30 | D31 |
| $\mathrm{ACO}_{3}$ | $\mathrm{ACl}_{3}$ | $\mathrm{AC2}_{3}$ | $\mathrm{AC3}_{3}$ | $\mathrm{AC4}_{3}$ | $\mathrm{AC5}_{3}$ | $\mathrm{AC6}_{3}$ | $\mathrm{AC7}_{3}$ | $\mathrm{ACO}_{4}$ | $\mathrm{ACl}_{4}$ | $\mathrm{AC2}_{4}$ | $\mathrm{AC3}_{4}$ | $\mathrm{AC4}_{4}$ | $\mathrm{AC5}_{4}$ | $\mathrm{AC6}_{4}$ | $\mathrm{AC7}_{4}$ |


| Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D32 | D33 | D34 | D35 | D36 | D37 | D38 | D39 | D40 | D41 | D42 | D43 | D44 | D45 | D46 | D47 |
| $\mathrm{ACO}_{5}$ | $\mathrm{AC1}_{5}$ | $\mathrm{AC2}_{5}$ | $\mathrm{AC3}_{5}$ | $\mathrm{AC4}_{5}$ | $\mathrm{AC5}_{5}$ | AC65 | $\mathrm{AC7}_{5}$ | $\mathrm{ACO}_{6}$ | $\mathrm{AC1}_{6}$ | $\mathrm{AC2}_{6}$ | $\mathrm{AC3}_{6}$ | $\mathrm{AC4}_{6}$ | $\mathrm{AC5}_{6}$ | $\mathrm{AC6}_{6}$ | $\mathrm{AC7}_{6}$ |


| Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D48 | D49 | D50 | D51 | D52 | D53 | D54 | D55 | D56 | D57 | D58 | D59 | D60 | D61 | D62 | D63 |
| $\mathrm{ACO}_{7}$ | $\mathrm{AC1}_{7}$ | $\mathrm{AC}_{7}{ }_{7}$ | $\mathrm{AC3}_{7}$ | $\mathrm{AC4}_{7}$ | $\mathrm{AC5}_{7}$ | $\mathrm{AC6}_{7}$ | $\mathrm{AC7}_{7}$ | $\mathrm{ACO}_{8}$ | $\mathrm{AC1}_{8}$ | $\mathrm{AC2}_{8}$ | $\mathrm{AC3}_{8}$ | $\mathrm{AC4}_{8}$ | $\mathrm{AC5}_{8}$ | $\mathrm{AC6}_{8}$ | $\mathrm{AC7}_{8}$ |


| Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D64 | D65 | D66 | D67 | D68 | D69 | D70 | D71 | D72 | D73 | D74 | D75 | D76 | D77 | D78 | D79 |
| $\mathrm{ACO}_{9}$ | $\mathrm{AC1}_{9}$ | $\mathrm{AC2}_{9}$ | $\mathrm{AC3}_{9}$ | $\mathrm{AC4}_{9}$ | $\mathrm{AC5}_{9}$ | AC69 | $\mathrm{AC7}_{9}$ | $\mathrm{ACO}_{10}$ | $\mathrm{AC1}_{10}$ | $\mathrm{AC2}_{10}$ | $\mathrm{AC3}_{10}$ | $\mathrm{AC4}_{10}$ | $\mathrm{AC5}_{10}$ | AC6 ${ }_{10}$ | $\mathrm{AC7}_{10}$ |


| Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D80 | D81 | D82 | D83 | D84 | D85 | D86 | D87 | D88 | D89 | D90 | D91 | D92 | D93 | D94 | D95 |
| $\mathrm{ACO}_{11} \quad \mathrm{AC1}_{1}$ |  | $\mathrm{AC2}_{11}$ | $\mathrm{AC3}_{11}$ | $\mathrm{AC4}_{11}$ | $\mathrm{AC5}_{1}$ | $\mathrm{AC6}_{11}$ | $\mathrm{AC7}_{11}$ | $\mathrm{ACO}_{1}$ | $\mathrm{AC1}_{12}$ | $\mathrm{ACL}_{12}$ | $\mathrm{ACl}_{12}$ | $\mathrm{AC}_{12}$ | $\mathrm{AC5}_{12}$ | $\mathrm{AC} 6_{12}$ | $\mathrm{AC} 7_{12}$ |


| Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D96 | D97 | D98 | D99 | D100 | D101 | D102 | D103 | D104 | D105 | D106 | D107 | D108 | D109 | D110 | D111 |
| $\mathrm{ACO}_{13}$ | $\mathrm{ACl}_{13}$ | $\mathrm{AC2}_{13}$ | $\mathrm{AC3}_{13}$ | $\mathrm{AC4}_{13}$ | $\mathrm{AC5}_{13}$ | $\mathrm{AC6}_{13}$ | $A C 713$ | $\mathrm{DAO}_{1}$ | DA1 ${ }_{1}$ | DA2 ${ }_{1}$ | DA3 ${ }_{1}$ | DA4 ${ }_{1}$ | DA5 1 | X | X |


| Code |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D112 | D113 | D114 | D115 | D116 | D117 | D118 | D119 |  |
| 0 | 1 | X | X | 0 | 1 | 0 | 1 |  |

> X: don't care

Correspondence between the DCRAM address and the DCRAM data

| DCRAM address | DCRAM data |
| :---: | :---: |
| $\mathrm{DAO}_{1}$ to DA5 ${ }_{1}$ | $\mathrm{ACO}_{1}$ to $\mathrm{AC7}_{1}$ |
| $\left(\mathrm{DAO}_{1}\right.$ to $\left.\mathrm{DA5}_{1}\right)+1$ | $\mathrm{ACO}_{2}$ to $\mathrm{AC7}_{2}$ |
| $\left(\mathrm{DAO}_{1}\right.$ to $\left.\mathrm{DA5}_{1}\right)+2$ | $\mathrm{ACO}_{3}$ to $\mathrm{AC7}_{3}$ |
| $\left(\mathrm{DAO}_{1}\right.$ to $\left.\mathrm{DA5} 5_{1}\right)+3$ | $\mathrm{ACO}_{4}$ to $\mathrm{AC7}_{4}$ |
| $\left(\mathrm{DAO}_{1}\right.$ to $\left.\mathrm{DA5}_{1}\right)+4$ | $\mathrm{ACO}_{5}$ to $\mathrm{AC7}_{5}$ |
| $\left(\mathrm{DAO}_{1}\right.$ to $\left.\mathrm{DA5}_{1}\right)+5$ | $\mathrm{ACO}_{6}$ to $\mathrm{AC7}_{6}$ |
| $\left(\mathrm{DAO}_{1}\right.$ to $\left.\mathrm{DA5}_{1}\right)+6$ | $\mathrm{ACO}_{7}$ to $\mathrm{AC7}_{7}$ |


| DCRAM address | DCRAM data |
| :---: | :---: |
| $\left(\mathrm{DAO}_{1}\right.$ to $\left.\mathrm{DA5}_{1}\right)+7$ | $\mathrm{ACO}_{8}$ to $\mathrm{AC7}_{8}$ |
| $\left(\mathrm{DAO}_{1}\right.$ to $\left.\mathrm{DA5}_{1}\right)+8$ | $\mathrm{ACO}_{9}$ to $\mathrm{AC7}_{9}$ |
| $\left(\mathrm{DAO}_{1}\right.$ to $\left.\mathrm{DA5}_{1}\right)+9$ | $\mathrm{ACO}_{10}$ to $\mathrm{AC} 7_{10}$ |
| $\left(\mathrm{DAO}_{1}\right.$ to $\left.\mathrm{DA5}_{1}\right)+10$ | $\mathrm{ACO}_{11}$ to $\mathrm{AC7}_{11}$ |
| $\left(\mathrm{DAO}_{1}\right.$ to $\left.\mathrm{DA5}_{1}\right)+11$ | $\mathrm{ACO}_{12}$ to $\mathrm{AC7} 7_{12}$ |
| $\left(\mathrm{DAO}_{1}\right.$ to $\left.\mathrm{DA5}_{1}\right)+12$ | $\mathrm{ACO}_{13}$ to $\mathrm{AC7} 7_{13}$ |

- ADRAM data write $\ldots<$ Specifies the ADRAM address and stores data at that address>
(Write data to ADRAM)

| Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D96 | D97 | D98 | D99 | D100 | D101 | D102 | D103 | D104 | D105 | D106 | D107 | D108 | D109 | D110 | D111 | D112 | D113 | D114 | D115 | D116 | D117 | D118 | D119 |
| AD1 | AD2 | AD3 | AD4 | AD5 | X | X | X | RAO | RA1 | RA2 | RA3 | X | X | X | X | IM1 | IM2 | X | X | 0 | 1 | 1 | 0 |


| RA0 to RA3:ADRAM address |
| :--- |
| RA0 RA1 RA2 RA3 <br> LSB  MSB  <br> $\uparrow$  $\uparrow$  |

AD1 to AD5: ADATA display data
In addition to the $5 \times 7$ or $5 \times 8$ dot matrix display data (MDATA), this IC supports direct display of the five accessory display segments provided in each digit as ADATA. This display function does not use CGROM or CGRAM. The figure below shows the correspondence between the data and the display. When $\mathrm{ADn}=1$ (where n is an integer between 1 and 5) the segment corresponding to that data will be turned on.


| ADATA | Corresponding output pin |
| :---: | :--- |
| AD1 | $S 5 \mathrm{~m}+1$ ( m is an integer between 0 and 12) |
| AD2 | $S 5 \mathrm{~m}+2$ |
| AD3 | $S 5 \mathrm{~m}+3$ |
| AD4 | $S 5 \mathrm{~m}+4$ |
| AD5 | $\mathrm{S} 5 \mathrm{~m}+5$ |

IM1, IM2: Sets the method of writing data to ADRAM

| IM1 | IM2 |  |
| :---: | :---: | :--- |
| 0 | 0 | ADRAM data write method |
| 1 | 0 | Normal ADRAM data write (Specifies the ADRAM address and writes the ADRAM data.) |
| 0 | 1 | Super increment mode ADRAM data write (Increments the ADRAM address by +1 each time data is written to ADRAM.) |

Notes: *17.

- ADRAM data write method when $\mathrm{IM} 1=0, \mathrm{IM} 2=0$

- $\operatorname{ADRAM}$ data write method when $\mathrm{IM} 1=1, \mathrm{IM} 2=0$
(Instructions other than the "ADRAM data write" instruction cannot be executed.)

- ADRAM data write method when $\mathrm{IM} 1=0, \mathrm{IM} 2=1$

$\mathrm{ti}=13.5 \mu \mathrm{~s} \times\left(\frac{\mathrm{n}}{8}-1\right)$
$(\mathrm{n}=8 \mathrm{~m}+16, \mathrm{~m}$ is an integer between 2 and 13 that is the number of characters written as ADRAM data.)
For example
$\left\{\begin{array}{l}\text { When } \mathrm{n}=32 \text { bits }(\mathrm{m}=2): \mathrm{ti}=40.5 \mu \mathrm{~s} \quad(\mathrm{fosc}=300 \mathrm{kHz}, \mathrm{f} C=300 \mathrm{kHz}) \\ \text { When } \mathrm{n}=80 \text { bits }(\mathrm{m}=8): \mathrm{ti}=121.5 \mu \mathrm{~s}\left(\mathrm{fosc}=300 \mathrm{kHz}, \mathrm{f} \mathrm{fK}^{=}=300 \mathrm{kHz}\right) \\ \text { When } \mathrm{n}=120 \text { bits }(\mathrm{m}=13): \mathrm{ti}=189.0 \mu \mathrm{~s}(\mathrm{fosc}=300 \mathrm{kHz}, \mathrm{f} C K=300 \mathrm{kHz})\end{array}\right.$
Note that the instruction execution time of $27 \mu \mathrm{~s}$ and ti values in $\mu \mathrm{s}$ apply when fosc $=300 \mathrm{kHz}$ and $\mathrm{f}_{\mathrm{CK}}=300 \mathrm{kHz}$, and that these execution times will differ when the CR oscillator frequency fosc and external clock frequency $\mathrm{f}_{\mathrm{CK}}$ differ.

Data format at (6) (24 bits)

| Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D96 | D97 | D98 | D99 | D100 | D101 | D102 | D103 | D104 | D105 | D106 | D107 | D108 | D109 | D110 | D111 | D112 | D113 | D114 | D115 | D116 | D117 | D118 | D119 |
| AD1 | AD2 | AD3 | AD4 | AD5 | X | X | X | RA0 | RA1 | RA2 | RA3 | X | X | X | X | 0 | 0 | X | X | 0 | 1 | 1 | 0 |

Data format at (7) (24 bits)

| Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D96 | D97 | D98 | D99 | D100 | D101 | D102 | D103 | D104 | D105 | D106 | D107 | D108 | D109 | D110 | D111 | D112 | D113 | D114 | D115 | D116 | D117 | D118 | D119 |
| AD1 | AD2 | AD3 | AD4 | AD5 | X | X | X | RAO | RA1 | RA2 | RA3 | X | X | X | X | 1 | 0 | X | X | 0 | 1 | 1 | 0 |

Data format at (8) (8 bits)

| Code |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D112 | D113 | D114 | D115 | D116 | D117 | D118 | D119 |
| AD1 | AD2 | AD3 | AD4 | AD5 | X | X | X |

Data format at (9) (16 bits)

| Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D104 | D105 | D106 | D107 | D108 | D109 | D110 | D111 | D112 | D113 | D114 | D115 | D116 | D117 | D118 | D119 |
| AD1 | AD2 | AD3 | AD4 | AD5 | X | X | X | 0 | 0 | X | X | 0 | 1 | 1 | 0 |

Data format at (10) (n bit)



Here, $n=8 m+16, z=104-8 m$
( m is an integer between 2 and 13 that is the number of characters written as ADRAM data.)
Correspondence between the ADRAM address and theADRAM data

| ADRAM address | ADRAM data |
| :---: | :---: |
| $\mathrm{RAO}_{1}$ to $R A 3_{1}$ | AD1 $1_{1}$ to $A D 5_{1}$ |
| $\left(R A O_{1}\right.$ to $\left.R A 3_{1}\right)+1$ | $A D 1_{2}$ to $A D 5_{2}$ |
| $\left(R A O_{1}\right.$ to $\left.R A 3_{1}\right)+2$ | $A D 1_{3}$ to $A D 5_{3}$ |
| $\vdots$ | $\vdots$ |
| $\left(R A O_{1}\right.$ to $\left.R A 3_{1}\right)+(m-3)$ | $A D 1_{m-2}$ to $A D 5_{m-2}$ |
| $\left(R A O_{1}\right.$ to $\left.R A 3_{1}\right)+(m-2)$ | $A D 1_{m-1}$ to $A D 5_{m-1}$ |
| $\left(R A O_{1}\right.$ to $\left.R A 3_{1}\right)+(m-1)$ | $A D 1_{m}$ to $A D 5_{m}$ |

Example 1: When $\mathrm{n}=32$ bits ( $\mathrm{m}=2: 2$ characters ADRAM data write operation)

| Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D88 | D89 | D90 | D91 | D92 | D93 | D94 | D95 | D96 | D97 | D98 | D99 | D100 | D101 | D102 | D103 |
| AD1 ${ }_{1}$ | AD2 ${ }_{1}$ | AD3 ${ }_{1}$ | AD4 ${ }_{1}$ | AD5 ${ }_{1}$ | X | X | X | AD1 ${ }_{2}$ | AD2 2 | $\mathrm{AD3}_{3}$ | AD4 4 | $\mathrm{AD5}_{5}$ | X | X | X |


| Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D104 | D105 | D106 | D107 | D108 | D109 | D110 | D111 | D112 | D113 | D114 | D115 | D116 | D117 | D118 | D119 |
| $\mathrm{RAO}_{1}$ | RA1 ${ }_{1}$ | RA2 ${ }_{1}$ | $\mathrm{RA3}_{1}$ | X | X | X | X | 0 | 1 | X | X | 0 | 1 | 1 | 0 |

X: don't care

Correspondence between the ADRAM address and the ADRAM data

| ADRAM address | ADRAM data |
| :---: | :---: |
| RAO $_{1}$ to $R A 3_{1}$ | AD1 $1_{1}$ to $A D 5_{1}$ |
| $\left(\mathrm{RAO}_{1}\right.$ to $\left.R A 3_{1}\right)+1$ | AD1 $_{2}$ to $\mathrm{AD5}_{2}$ |

Example 2: When $\mathrm{n}=80$ bits ( $\mathrm{m}=8: 8$ characters ADRAM data write operation)

| Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D40 | D41 | D42 | D43 | D44 | D45 | D46 | D47 | D48 | D49 | D50 | D51 | D52 | D53 | D54 | D55 |
| $\mathrm{AD1}_{1}$ | AD2 ${ }_{1}$ | AD3 ${ }_{1}$ | AD4 ${ }_{1}$ | $A D 51$ | X | X | X | AD1 ${ }_{2}$ | AD2 ${ }_{2}$ | $\mathrm{AD3}_{2}$ | AD4 2 | $\mathrm{AD5}_{2}$ | X | X | X |


| Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D56 | D57 | D58 | D59 | D60 | D61 | D62 | D63 | D64 | D65 | D66 | D67 | D68 | D69 | D70 | D71 |
| $\mathrm{AD1}_{3}$ | $\mathrm{AD}^{2}$ | $\mathrm{AD3}_{3}$ | $\mathrm{AD4}_{3}$ | $\mathrm{AD5}_{3}$ | X | X | X | $\mathrm{AD1}_{4}$ | $\mathrm{AD2}_{4}$ | $\mathrm{AD3}_{4}$ | $\mathrm{AD4}_{4}$ | $\mathrm{AD5}_{4}$ | X | X | X |


| Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D72 | D73 | D74 | D75 | D76 | D77 | D78 | D79 | D80 | D81 | D82 | D83 | D84 | D85 | D86 | D87 |
| AD1 $_{5}$ | AD2 $_{5}$ | AD3 $_{5}$ | AD4 $_{5}$ | AD5 $_{5}$ | X | X | X | AD1 $_{6}$ | AD2 $_{6}$ | AD3 $_{6}$ | AD4 $_{6}$ | AD5 $_{6}$ | X | X | X |


| Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D88 | D89 | D90 | D91 | D92 | D93 | D94 | D95 | D96 | D97 | D98 | D99 | D100 | D101 | D102 | D103 |
| $\mathrm{AD1}_{7}$ | AD2 ${ }_{7}$ | $\mathrm{AD3}_{7}$ | AD4 ${ }_{7}$ | $\mathrm{AD5}_{7}$ | X | X | X | AD18 | AD28 | AD38 | AD48 | AD5 8 | X | X | X |



Correspondence between the ADRAM address and the ADRAM data

| ADRAM address | ADRAM data |
| :---: | :---: |
| $\mathrm{RAO}_{1}$ to $\mathrm{RA}_{1}$ | $\mathrm{AD1}_{1}$ to $\mathrm{AD5}_{1}$ |
| $\left(\mathrm{RAO}_{1}\right.$ to $\left.\mathrm{RA3}_{1}\right)+1$ | $\mathrm{AD1}_{2}$ to $\mathrm{AD5}_{2}$ |
| $\left(\mathrm{RAO}_{1}\right.$ to $\left.\mathrm{RA} 3_{1}\right)+2$ | $\mathrm{AD1}_{3}$ to $\mathrm{AD5}_{3}$ |
| $\left(\mathrm{RAO}_{1}\right.$ to $\left.\mathrm{RA3}_{1}\right)+3$ | $\mathrm{AD1}_{4}$ to $\mathrm{AD5}_{4}$ |
| $\left(\mathrm{RAO}_{1}\right.$ to $\left.\mathrm{RA3}_{1}\right)+4$ | $A D 1_{5}$ to $\mathrm{AD5} 5$ |
| $\left(\mathrm{RAO}_{1}\right.$ to $\left.\mathrm{RA3}_{1}\right)+5$ | AD1 ${ }_{6}$ to $\mathrm{AD5}_{6}$ |
| $\left(\mathrm{RAO}_{1}\right.$ to $\left.\mathrm{RA3}_{1}\right)+6$ | AD17 to $^{\text {AD5 }} 7$ |
| $\left(\mathrm{RAO}_{1}\right.$ to $\left.\mathrm{RA3}_{1}\right)+7$ | $\mathrm{AD1}_{8}$ to $\mathrm{AD5}{ }_{8}$ |

Example 3: When $\mathrm{n}=120$ bits ( $\mathrm{m}=13$ : 13 characters ADRAM data write operation)

| Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D0 | D1 | D2 | D3 | D4 | D5 | D6 | D7 | D8 | D9 | D10 | D11 | D12 | D13 | D14 | D15 |
| $\mathrm{AD1}_{1}$ | AD2 ${ }_{1}$ | $\mathrm{AD3}_{1}$ | AD4 ${ }_{1}$ | AD5 ${ }_{1}$ | X | X | X | AD1 ${ }_{2}$ | AD2 2 | AD3 ${ }_{2}$ | AD4 ${ }_{2}$ | AD5 ${ }_{2}$ | X | X | X |


| Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D16 | D17 | D18 | D19 | D20 | D21 | D22 | D23 | D24 | D25 | D26 | D27 | D28 | D29 | D30 | D31 |
| $\mathrm{AD1}_{3}$ | $\mathrm{AD2}_{3}$ | $\mathrm{AD3}_{3}$ | $\mathrm{AD4}_{3}$ | $\mathrm{AD5}_{3}$ | X | X | X | $\mathrm{AD1}_{4}$ | AD2 ${ }_{4}$ | $\mathrm{AD3}_{4}$ | AD4 4 | $\mathrm{AD5}_{4}$ | X | X | X |


| Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D32 | D33 | D34 | D35 | D36 | D37 | D38 | D39 | D40 | D41 | D42 | D43 | D44 | D45 | D46 | D47 |
| $\mathrm{AD1}_{5}$ | AD2 ${ }_{5}$ | $\mathrm{AD3}_{5}$ | AD4 5 | $\mathrm{AD5}_{5}$ | X | X | X | $\mathrm{AD1}_{6}$ | AD2 ${ }_{6}$ | $\mathrm{AD3}_{6}$ | AD4 ${ }_{6}$ | AD5 ${ }_{6}$ | X | X | X |


| Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D48 | D49 | D50 | D51 | D52 | D53 | D54 | D55 | D56 | D57 | D58 | D59 | D60 | D61 | D62 | D63 |
| AD1 ${ }_{7}$ | AD2 ${ }_{7}$ | $\mathrm{AD3}_{7}$ | AD4 ${ }_{7}$ | AD5 ${ }_{7}$ | X | X | X | AD18 | AD2 ${ }_{8}$ | $\mathrm{AD3}_{8}$ | AD48 | AD5 ${ }_{8}$ | X | X | X |


| Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D64 | D65 | D66 | D67 | D68 | D69 | D70 | D71 | D72 | D73 | D74 | D75 | D76 | D77 | D78 | D79 |
| $\mathrm{AD1}_{9}$ | AD29 | $\mathrm{AD3}_{9}$ | AD49 | AD59 | X | X | X | $\mathrm{AD1}_{10}$ | AD2 $1_{10}$ | $\mathrm{AD3}_{10}$ | AD4 $1_{10}$ | AD5 ${ }_{10}$ | X | X | X |


| Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D80 | D81 | D82 | D83 | D84 | D85 | D86 | D87 | D88 | D89 | D90 | D91 | D92 | D93 | D94 | D95 |
| AD1 $1_{11}$ | AD2 $1_{11}$ | $\mathrm{AD3}_{11}$ | AD4 ${ }_{11}$ | AD5 ${ }_{11}$ | X | X | X | $\mathrm{AD1}_{12}$ | AD2 ${ }_{12}$ | $\mathrm{AD3}_{12}$ | AD4 ${ }_{12}$ | $\mathrm{AD5}_{12}$ | X | X | X |


| Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D96 | D97 | D98 | D99 | D100 | D101 | D102 | D103 | D104 | D105 | D106 | D107 | D108 | D109 | D110 | D111 |
| $\mathrm{AD1}_{13}$ | AD2 ${ }_{13}$ | $\mathrm{AD3}_{13}$ | AD4 ${ }_{13}$ | $\mathrm{AD5}_{13}$ | X | X | X | $\mathrm{RAO}_{1}$ | RA1 ${ }_{1}$ | RA2 ${ }_{1}$ | $\mathrm{RA3}_{1}$ | X | X | X | X |


| Code |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D112 | D113 | D114 | D115 | D116 | D117 | D118 | D119 |
| 0 | 1 | X | X | 0 | 1 | 1 | 0 |

> X: don't care

Correspondence between the ADRAM address and the ADRAM data

| ADRAM address | ADRAM data |
| :---: | :---: |
| $\mathrm{RAO}_{1}$ to $\mathrm{RA3}_{1}$ | $\mathrm{AD1}_{1}$ to $\mathrm{AD5}_{1}$ |
| $\left(\mathrm{RAO}_{1}\right.$ to $\left.\mathrm{RA3} 3_{1}\right)+1$ | $\mathrm{AD1}_{2}$ to $\mathrm{AD5}_{2}$ |
| $\left(\mathrm{RAO}_{1}\right.$ to $\left.\mathrm{RA3}_{1}\right)+2$ | $\mathrm{AD1}_{3}$ to $\mathrm{AD5}_{3}$ |
| $\left(\mathrm{RAO}_{1}\right.$ to $\left.\mathrm{RA3} 3_{1}\right)+3$ | $\mathrm{AD1}_{4}$ to $\mathrm{AD5}_{4}$ |
| $\left(\mathrm{RAO}_{1}\right.$ to $\left.\mathrm{RA3}_{1}\right)+4$ | $\mathrm{AD1}_{5}$ to $\mathrm{AD5} 5$ |
| $\left(\mathrm{RAO}_{1}\right.$ to $\left.\mathrm{RA3} 3_{1}\right)+5$ | $\mathrm{AD1}_{6}$ to $\mathrm{AD5}{ }_{6}$ |
| $\left(\mathrm{RAO}_{1}\right.$ to $\left.\mathrm{RA3}_{1}\right)+6$ | $\mathrm{AD1}_{7}$ to $\mathrm{AD5}_{7}$ |


| ADRAM address | ADRAM data |
| :---: | :---: |
| $\left(\mathrm{RAO}_{1}\right.$ to $\left.\mathrm{RA}_{1}\right)+7$ | $\mathrm{AD1}_{8}$ to $\mathrm{AD5}_{8}$ |
| $\left(\mathrm{RAO}_{1}\right.$ to $\left.\mathrm{RA3} 3_{1}\right)+8$ | $\mathrm{AD1}_{9}$ to $\mathrm{AD5}_{9}$ |
| $\left(\mathrm{RAO}_{1}\right.$ to $\left.\mathrm{RA} 35_{1}\right)+9$ | $\mathrm{AD1}_{10}$ to $\mathrm{AD5} 5_{10}$ |
| $\left(\mathrm{RAO}_{1}\right.$ to $\left.\mathrm{RA} 3_{1}\right)+10$ | $\mathrm{AD1}_{11}$ to $\mathrm{AD5}_{11}$ |
| $\left(\mathrm{RAO}_{1}\right.$ to $\left.\mathrm{RA} 3_{1}\right)+11$ | $\mathrm{AD1}_{12}$ to $\mathrm{AD5}_{12}$ |
| $\left(\mathrm{RAO}_{1}\right.$ to $\left.\mathrm{RA3}_{1}\right)+12$ | $A D 1_{13}$ to $\mathrm{AD5}_{13}$ |

- CGRAM data write $\ldots<$ Specifies the CGRAM address and stores data at that address>
(Write data to CGRAM)

| Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D56 | D57 | D58 | D59 | D60 | D61 | D62 | D63 | D64 | D65 | D66 | D67 | D68 | D69 | D70 | D71 |
| CD1 | CD2 | CD3 | CD4 | CD5 | CD6 | CD7 | CD8 | CD9 | CD10 | CD11 | CD12 | CD13 | CD14 | CD15 | CD16 |


| Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D72 | D73 | D74 | D75 | D76 | D77 | D78 | D79 | D80 | D81 | D82 | D83 | D84 | D85 | D86 | D87 |
| CD17 | CD18 | CD19 | CD20 | CD21 | CD22 | CD23 | CD24 | CD25 | CD26 | CD27 | CD28 | CD29 | CD30 | CD31 | CD32 |


| Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D88 | D89 | D90 | D91 | D92 | D93 | D94 | D95 | D96 | D97 | D98 | D99 | D100 | D101 | D102 | D103 |
| CD33 | CD34 | CD35 | CD36 | CD37 | CD38 | CD39 | CD40 | X | X | X | X | X | X | X | X |



CA0 to CA7: CGRAM address

| cao | CA1 | CA2 | CA3 | CA4 | CA5 | CA6 | CA7 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LSB |  |  |  |  |  |  | MSB |
| $\uparrow$ |  |  |  |  |  |  | $\uparrow$ |
| Least s | nifican |  |  |  |  | Mos | signific |

CD1 to CD40: CGRAM data ( $5 \times 7$ or $5 \times 8$ dot matrix display data)
The bit CDn (where $n$ is an integer between 1 and 40) corresponds to the $5 \times 7$ or $5 \times 8$ dot matrix display data.
The figure below shows that correspondence. When CDn is 1 the dots which correspond to that data will be turned on.

| CD 1 | CD 2 | CD 3 | CD 4 | $\mathrm{CD5}$ |
| :---: | :---: | :---: | :---: | :---: |
| CD 6 | CD 7 | CD 8 | $\mathrm{CD9}$ | CD 10 |
| CD 11 | CD 12 | CD 13 | CD 14 | CD 15 |
| CD 16 | CD 17 | CD 18 | CD 19 | CD 20 |
| CD 21 | CD 22 | CD 23 | CD 24 | CD 25 |
| CD 26 | CD 27 | CD 28 | CD 29 | CD 30 |
| CD 31 | CD 32 | CD 33 | CD 34 | CD 35 |
| CD 36 | CD 37 | CD 38 | CD 39 | CD 40 |

Note: *18. CD1 to CD35: $5 \times 7$ dot matrix display data CD1 to CD40: $5 \times 8$ dot matrix display data

## LC75812PT

- Set display contrast... $<$ Sets the display contrast>
(Set display contrast)

| Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D104 | D105 | D106 | D107 | D108 | D109 | D110 | D111 | D112 | D113 | D114 | D115 | D116 | D117 | D118 | D119 |
| CTO | CT1 | CT2 | CT3 | X | X | X | X | CTC | X | X | X | 1 | 0 | 0 | 0 |

X: don't care

CT0 to CT3: Sets the display contrast (11 steps)

| CT0 | CT1 | CT2 | CT3 | LCD drive $4 / 4$ bias voltage supply $\mathrm{V}_{\mathrm{LCD}} 0$ level |
| :---: | :---: | :---: | :---: | :--- |
| 0 | 0 | 0 | 0 | $0.94 \mathrm{~V}_{\mathrm{LCD}}=\mathrm{V}_{\mathrm{LCD}}-\left(0.03 \mathrm{~V}_{\mathrm{LCD}} \times 2\right)$ |
| 1 | 0 | 0 | 0 | $0.91 \mathrm{~V}_{\mathrm{LCD}}=\mathrm{V}_{\mathrm{LCD}}-\left(0.03 \mathrm{~V}_{\mathrm{LCD}} \times 3\right)$ |
| 0 | 1 | 0 | 0 | $0.88 \mathrm{~V}_{\mathrm{LCD}}=\mathrm{V}_{\mathrm{LCD}}-\left(0.03 \mathrm{~V}_{\mathrm{LCD}} \times 4\right)$ |
| 1 | 1 | 0 | 0 | $0.85 \mathrm{~V}_{\mathrm{LCD}}=\mathrm{V}_{\mathrm{LCD}}-\left(0.03 \mathrm{~V}_{\mathrm{LCD}} \times 5\right)$ |
| 0 | 0 | 1 | 0 | $0.82 \mathrm{~V}_{\mathrm{LCD}}=\mathrm{V}_{\mathrm{LCD}}-\left(0.03 \mathrm{~V}_{\mathrm{LCD}} \times 6\right)$ |
| 1 | 0 | 1 | 0 | $0.79 \mathrm{~V}_{\mathrm{LCD}}=\mathrm{V}_{\mathrm{LCD}}-\left(0.03 \mathrm{~V}_{\mathrm{LCD}} \times 7\right)$ |
| 0 | 1 | 1 | 0 | $0.76 \mathrm{~V}_{\mathrm{LCD}}=\mathrm{V}_{\mathrm{LCD}}-\left(0.03 \mathrm{~V}_{\mathrm{LCD}} \times 8\right)$ |
| 1 | 1 | 1 | 0 | $0.73 \mathrm{~V}_{\mathrm{LCD}}=\mathrm{V}_{\mathrm{LCD}}-\left(0.03 \mathrm{~V}_{\mathrm{LCD}} \times 9\right)$ |
| 0 | 0 | 0 | 1 | $0.70 \mathrm{~V}_{\mathrm{LCD}}=\mathrm{V}_{\mathrm{LCD}}-\left(0.03 \mathrm{~V}_{\mathrm{LCD}} \times 10\right)$ |
| 1 | 0 | 0 | 1 | $0.67 \mathrm{~V}_{\mathrm{LCD}}=\mathrm{V}_{\mathrm{LCD}}-\left(0.03 \mathrm{~V}_{\mathrm{LCD}} \times 11\right)$ |
| 0 | 1 | 0 | 1 | $0.64 \mathrm{~V}_{\mathrm{LCD}}=\mathrm{V}_{\mathrm{LCD}}-\left(0.03 \mathrm{~V}_{\mathrm{LCD}} \times 12\right)$ |

CTC: Sets the display contrast adjustment circuit state

| CTC | Display contrast adjustment circuit state |
| :---: | :--- |
| 0 | The display contrast adjustment circuit is disabled, and the $\mathrm{V}_{\mathrm{LCD}} 0$ pin level is forced to the $\mathrm{V}_{\mathrm{LCD}}$ level. |
| 1 | The display contrast adjustment circuit operates, and the display contrast is adjusted. |

Note that although the display contrast can be adjusted by operating the built-in display contrast adjustment circuit, it is also possible to apply fine adjustments to the contrast by connecting an external variable resistor to the $\mathrm{V}_{\mathrm{LCD}} 4$ pin and modifying the $\mathrm{V}_{\mathrm{LCD}} 4$ pin voltage. However, the following conditions must be met: $\mathrm{V}_{\mathrm{LCD}} 0-\mathrm{V}_{\mathrm{LCD}} 4 \geq 4.5 \mathrm{~V}$, and $1.5 \mathrm{~V} \geq \mathrm{V}_{\mathrm{LCD}}{ }^{4} \geq 0 \mathrm{~V}$.

- Set key scan output port/general-purpose output port state
... <Sets the key scan output port and general-purpose output port states>
(Key scan output port and General-purpose output port control)

| Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D72 | D73 | D74 | D75 | D76 | D77 | D78 | D79 | D80 | D81 | D82 | D83 | D84 | D85 | D86 | D87 | D88 | D89 | D90 | D91 | D92 | D93 | D94 | D95 |
| W10 | W11 | W12 | W13 | W14 | W15 | W20 | W21 | W22 | W23 | W24 | W25 | W30 | W31 | W32 | W33 | W34 | W35 | PC10 | PC11 | PC20 | PC21 | PC30 | PC31 |


| Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D96 | D97 | D98 | D99 | D100 | D101 | D102 | D103 | D104 | D105 | D106 | D107 | D108 | D109 | D110 | D111 | D112 | D113 | D114 | D115 | D116 | D117 | D118 | D119 |
| PC32 | PF0 | PF1 | PF2 | PF3 | KC1 | KC2 | KC3 | KC4 | KC5 | KC6 | KC7 | KP1 | KP2 | KP3 | X | X | X | X | X | 1 | 0 | 0 | 1 |

X: don't care
KP1 to KP3: Set the output pins KS1/P1, KS2/P2, and KS7/P3 as either key scan output ports or general-purpose output ports.

| KP1 | KP2 | KP3 | Output pin |  |  | Max. Key <br> Input <br> Number | General- <br> purpose <br> Output <br> Port <br> Number |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | KS1/P1 | KS2/P2 | KS7/P3 |  |  |
| 0 | 0 | 0 | KS1 | KS2 | KS7 | 35 | 0 |
| 1 | 0 | 0 | P1 | KS2 | KS7 | 30 | 1 |
| 0 | 1 | 0 | KS1 | P2 | KS7 | 30 | 1 |
| 0 | 0 | 1 | KS1 | KS2 | P3 | 30 | 1 |
| 1 | 1 | 0 | P1 | P2 | KS7 | 25 | 2 |
| 0 | 1 | 1 | KS1 | P2 | P3 | 25 | 2 |
| 1 | 0 | 1 | P1 | KS2 | P3 | 25 | 2 |
| 1 | 1 | 1 | P1 | P2 | P3 | 20 | 3 |

*19) $\operatorname{KSn}(\mathrm{n}=1,2,7)$ : Key scan output port $\operatorname{Pn}(\mathrm{n}=1$ to 3$)$ : General-purpose output port

KC1 to KC7: Sets the key scan output pin KS1 to KS7 state

| Output pin | KS1 | KS2 | KS3 | KS4 | KS5 | KS6 | KS7 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Key scan output state setting data | KC1 | KC2 | KC3 | KC4 | KC5 | KC6 | KC7 |

If, for example, the output pins KS1/P1, KS2/P2, and KS7/P3 are set as key scan output ports, the output pins KS1 to KS3 will go high ( $\mathrm{V}_{\mathrm{DD}}$ ) and KS4 to KS 7 go low $\left(\mathrm{V}_{\mathrm{SS}}\right)$ in the key scan standby state when $\mathrm{KC1}$ to KC 3 are set to 1 and KC4 to KC7 are set to 0 . Note that key scan output signals are not output from output pins that are set to the low level.

PC10, PC11: Sets the general-purpose output port P1 state

| PC10 | PC11 | Output pin (P1) state |
| :---: | :---: | :---: |
| 0 | 0 | $" L "\left(V_{\mathrm{SS}}\right)$ |
| 1 | 0 | $" H "\left(\mathrm{~V}_{\mathrm{DD}}\right)$ |
| 0 | 1 | PWM signal output |

PC20, PC21: Sets the general-purpose output port P2 state

| PC20 | PC21 | Output pin (P2) state |
| :---: | :---: | :---: |
| 0 | 0 | $" L "\left(V_{\mathrm{SS}}\right)$ |
| 1 | 0 | "H" $\left(\mathrm{V}_{\mathrm{DD}}\right)$ |
| 0 | 1 | PWM signal output |

PC30 to PC32: Sets the general-purpose output port P3 state

| PC30 | PC31 | PC32 | Output pin (P3) state |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | $" L "\left(V_{S S}\right)$ |
| 1 | 0 | 0 | "H"(VDD) |
| 0 | 1 | 0 | PWM signal output |
| 1 | 1 | 0 | Clock signal output (fosc/2, $\left.\mathrm{f}_{\mathrm{CK}} / 2\right)$ |
| 0 | 0 | 1 | Clock signal output (fosc/8, $\left.\mathrm{f}_{\mathrm{CK}} / 8\right)$ |

LC75812PT
PF0 to PF3: Set the frame frequency of the PWM output waveforms.
(when general-purpose outout ports P1 to P3 are set to select the PWM signal generation function.)

| PF0 | PF1 | PF2 | PF3 | PWM Output Waveform Frame Frequency fp[Hz] |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | fosc/1536, $\mathrm{f}_{\mathrm{CK}} / 1536$ |
| 1 | 0 | 0 | 0 | fosc/1408, $\mathrm{f}_{\mathrm{CK}} / 1408$ |
| 0 | 1 | 0 | 0 | fosc/1280, $\mathrm{f}_{\mathrm{CK}} / 1280$ |
| 1 | 1 | 0 | 0 | fosc/1152, $\mathrm{f}_{\mathrm{CK}} / 1152$ |
| 0 | 0 | 1 | 0 | fosc/1024, $\mathrm{f}_{\mathrm{CK}} / 1024$ |
| 1 | 0 | 1 | 0 | fosc/896, $\mathrm{f}_{\mathrm{CK}} / 896$ |
| 0 | 1 | 1 | 0 | fosc/768, $\mathrm{f}_{\mathrm{CK}} / 768$ |
| 1 | 1 | 1 | 0 | fosc/640, $\mathrm{f}_{\mathrm{CK}} / 640$ |
| 0 | 0 | 0 | 1 | fosc/512, $\mathrm{f}_{\mathrm{CK}} / 512$ |
| 1 | 0 | 0 | 1 | fosc/384, $\mathrm{f}_{\mathrm{CK}} / 384$ |
| 0 | 1 | 0 | 1 | fosc/256, $\mathrm{f}_{\mathrm{CK}} / 256$ |

W10 to W15, W20 to W25, W30 to W35: Set the pulse width of the PWM output waveforms.
(when general-purpose outout ports P1 to P3 are set to select the PWM signal generation function.)

| Wn0 | Wn1 | Wn2 | Wn3 | Wn4 | Wn5 | PWM Signal Pn Pulse Width | Wno | Wn1 | Wn2 | Wn3 | Wn4 | Wn5 | PWM Signal Pn Pulse Width |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | $(1 / 64) \times T p$ | 0 | 0 | 0 | 0 | 0 | 1 | (33/64) $\times$ Tp |
| 1 | 0 | 0 | 0 | 0 | 0 | $(2 / 64) \times$ Tp | 1 | 0 | 0 | 0 | 0 | 1 | $(34 / 64) \times$ Tp |
| 0 | 1 | 0 | 0 | 0 | 0 | $(3 / 64) \times T p$ | 0 | 1 | 0 | 0 | 0 | 1 | $(35 / 64) \times$ Tp |
| 1 | 1 | 0 | 0 | 0 | 0 | $(4 / 64) \times \mathrm{Tp}$ | 1 | 1 | 0 | 0 | 0 | 1 | $(36 / 64) \times$ Tp |
| 0 | 0 | 1 | 0 | 0 | 0 | $(5 / 64) \times T p$ | 0 | 0 | 1 | 0 | 0 | 1 | $(37 / 64) \times$ Tp |
| 1 | 0 | 1 | 0 | 0 | 0 | $(6 / 64) \times T p$ | 1 | 0 | 1 | 0 | 0 | 1 | $(38 / 64) \times$ Tp |
| 0 | 1 | 1 | 0 | 0 | 0 | $(7 / 64) \times T p$ | 0 | 1 | 1 | 0 | 0 | 1 | $(39 / 64) \times$ Tp |
| 1 | 1 | 1 | 0 | 0 | 0 | $(8 / 64) \times$ Tp | 1 | 1 | 1 | 0 | 0 | 1 | $(40 / 64) \times$ Tp |
| 0 | 0 | 0 | 1 | 0 | 0 | $(9 / 64) \times$ Tp | 0 | 0 | 0 | 1 | 0 | 1 | $(41 / 64) \times$ Tp |
| 1 | 0 | 0 | 1 | 0 | 0 | $(10 / 64) \times T p$ | 1 | 0 | 0 | 1 | 0 | 1 | $(42 / 64) \times T p$ |
| 0 | 1 | 0 | 1 | 0 | 0 | $(11 / 64) \times \mathrm{Tp}$ | 0 | 1 | 0 | 1 | 0 | 1 | $(43 / 64) \times T p$ |
| 1 | 1 | 0 | 1 | 0 | 0 | $(12 / 64) \times$ Tp | 1 | 1 | 0 | 1 | 0 | 1 | $(44 / 64) \times$ Tp |
| 0 | 0 | 1 | 1 | 0 | 0 | $(13 / 64) \times \mathrm{Tp}$ | 0 | 0 | 1 | 1 | 0 | 1 | $(45 / 64) \times$ Tp |
| 1 | 0 | 1 | 1 | 0 | 0 | $(14 / 64) \times$ Tp | 1 | 0 | 1 | 1 | 0 | 1 | $(46 / 64) \times$ Tp |
| 0 | 1 | 1 | 1 | 0 | 0 | $(15 / 64) \times$ Tp | 0 | 1 | 1 | 1 | 0 | 1 | $(47 / 64) \times$ Tp |
| 1 | 1 | 1 | 1 | 0 | 0 | $(16 / 64) \times$ Tp | 1 | 1 | 1 | 1 | 0 | 1 | $(48 / 64) \times$ Tp |
| 0 | 0 | 0 | 0 | 1 | 0 | $(17 / 64) \times T p$ | 0 | 0 | 0 | 0 | 1 | 1 | $(49 / 64) \times T p$ |
| 1 | 0 | 0 | 0 | 1 | 0 | $(18 / 64) \times$ Tp | 1 | 0 | 0 | 0 | 1 | 1 | $(50 / 64) \times T p$ |
| 0 | 1 | 0 | 0 | 1 | 0 | $(19 / 64) \times$ Tp | 0 | 1 | 0 | 0 | 1 | 1 | $(51 / 64) \times$ Tp |
| 1 | 1 | 0 | 0 | 1 | 0 | $(20 / 64) \times$ Tp | 1 | 1 | 0 | 0 | 1 | 1 | $(52 / 64) \times T p$ |
| 0 | 0 | 1 | 0 | 1 | 0 | $(21 / 64) \times$ Tp | 0 | 0 | 1 | 0 | 1 | 1 | $(53 / 64) \times$ Tp |
| 1 | 0 | 1 | 0 | 1 | 0 | $(22 / 64) \times T p$ | 1 | 0 | 1 | 0 | 1 | 1 | (54/64) $\times$ Tp |
| 0 | 1 | 1 | 0 | 1 | 0 | $(23 / 64) \times T p$ | 0 | 1 | 1 | 0 | 1 | 1 | (55/64) $\times$ Tp |
| 1 | 1 | 1 | 0 | 1 | 0 | $(24 / 64) \times$ Tp | 1 | 1 | 1 | 0 | 1 | 1 | $(56 / 64) \times T p$ |
| 0 | 0 | 0 | 1 | 1 | 0 | $(25 / 64) \times$ Tp | 0 | 0 | 0 | 1 | 1 | 1 | (57/64) $\times$ Tp |
| 1 | 0 | 0 | 1 | 1 | 0 | $(26 / 64) \times$ Tp | 1 | 0 | 0 | 1 | 1 | 1 | $(58 / 64) \times$ Tp |
| 0 | 1 | 0 | 1 | 1 | 0 | $(27 / 64) \times$ Tp | 0 | 1 | 0 | 1 | 1 | 1 | (59/64) $\times$ Tp |
| 1 | 1 | 0 | 1 | 1 | 0 | $(28 / 64) \times T p$ | 1 | 1 | 0 | 1 | 1 | 1 | (60/64) $\times$ Tp |
| 0 | 0 | 1 | 1 | 1 | 0 | $(29 / 64) \times$ Tp | 0 | 0 | 1 | 1 | 1 | 1 | $(61 / 64) \times \mathrm{Tp}$ |
| 1 | 0 | 1 | 1 | 1 | 0 | $(30 / 64) \times$ Tp | 1 | 0 | 1 | 1 | 1 | 1 | $(62 / 64) \times$ Tp |
| 0 | 1 | 1 | 1 | 1 | 0 | $(31 / 64) \times T p$ | 0 | 1 | 1 | 1 | 1 | 1 | $(63 / 64) \times T p$ |
| 1 | 1 | 1 | 1 | 1 | 0 | (32/64) $\times$ Tp | 1 | 1 | 1 | 1 | 1 | 1 | $(64 / 64) \times T p$ |

Note: *20. Wn0 to Wn5 ( $\mathrm{n}=1$ to 3): PWM data for the PWM output waveforms at general-purpose output ports Pn ( $\mathrm{n}=1$ to 3 ).

$$
\mathrm{Tp}=\frac{1}{\mathrm{fp}}
$$

## Serial Data Output

(1) When CL is stopped at the low level


X: don't care
(2) When CL is stopped at the high level


X: don't care

- B 0 to $\mathrm{B} 3, \mathrm{~A} 0$ to A 3 : CCB address 43 H
- KD1 to KD35: Key data
- SA: Sleep acknowledge data

Note: *21. When key data read operation is executed with DO set high (no key data read request present), the key data (KD1 to KD35) and sleep acknowledge data (SA) are invalid.

## Output Data

(1) KD1 to KD35: Key data

When a key matrix of up to 35 keys is formed from the KS1 to KS7 output pins and the KI1 to KI5 input pins and one of those keys is pressed, the key output data corresponding to that key will be set to 1 . The table shows the relationship between those pins and the key data bits.

|  | KI1 | KI2 | KI3 | KI4 | KI5 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| KS1/P1 | KD1 | KD2 | KD3 | KD4 | KD5 |
| KS2/P1 | KD6 | KD7 | KD8 | KD9 | KD10 |
| KS3 | KD11 | KD12 | KD13 | KD14 | KD15 |
| KS4 | KD16 | KD17 | KD18 | KD19 | KD20 |
| KS5 | KD21 | KD22 | KD23 | KD24 | KD25 |
| KS6 | KD26 | KD27 | KD28 | KD29 | KD30 |
| KS7/P3 | KD31 | KD32 | KD33 | KD34 | KD35 |

KD1 to KD10 are all set to 0 when the output pins KS1/P1 and KS2/P2 are set as general-purpose output ports with the "set key scan output port/general-purpose output port state" instruction and a key matrix of maximum 25 keys is formed from the output pins KS3 to KS6 and KS7/P3 and the input pins KI1 to KI5.
(2) SA: Sleep acknowledge data

This output data bit is set to the state when the key was pressed. Also, while DO will be low in this case, if serial data is input and the mode is set (to normal or sleep mode) during this period, that mode will be set. SA will be 1 in Sleep mode and 0 in normal mode.

## Key Scan Operation Functions

(1) Key scan timing

The key scan period is $2296 \mathrm{~T}(\mathrm{~s})$. To reliably determine the on/off state of the keys, the LC75812PT scans the keys twice and determines that a key has been pressed when the key data agrees. It outputs a key data read request (a low level on DO) $4800 \mathrm{~T}(\mathrm{~s})$ after starting a key scan. If the key data dose not agree and a key was pressed at that point, it scans the keys again. Thus the LC75812PT cannot detect a key press shorter than 4800T(s).


Note: *22. Not that the high/low states of these pins are determined by the "set key scan output port/general-purpose output port state" instruction, and that key scan output signals are not output from pins that are set to low.
(2) In normal mode

- The pins KS1 to KS7 are set to high or low with the "set key scan output port/general-purpose output port state" instruction.
- If a key on one of the lines corresponding to a KS1 to KS7 pin which is set high is pressed, a key scan is started and the keys are scanned until all keys are released. Multiple key presses are recognized by determining whether multiple key data bits are set.
- If a key is pressed for longer than $4800 \mathrm{~T}(\mathrm{~s})$ (Where $\mathrm{T}=1 / \mathrm{fosc}, \mathrm{T}=1 / \mathrm{fCK}$ ) the LC75812PT outputs a key data read request (a low level on DO) to the controller. The controller acknowledges this request and reads the key data. However, if CE is high during a serial data transfer, DO will be set high.
- After the controller reads the key data, the key data read request is cleared (DO is set high) and the LC75812PT performs another key scan. Also note that DO, being an open-drain output, requires a pull-up resistor (between $1 \mathrm{k} \Omega$ and $10 \mathrm{k} \Omega$ ).

(3) In sleep mode
- The pins KS1 to KS7 are set to high or low with the "set key scan output port/general-purpose output port state" instruction.
- If a key on one of the lines corresponding to a KS1 to KS7 pin which is set high is pressed in the RC oscillator operating mode, the oscillator on the OSC pin is started (the IC starts receiving the external clock in external clock operating mode) and a key scan is performed. Keys are scanned until all keys released. Multiple key presses are recognized by determining whether multiple key data bits are set.
- If a key is pressed for longer than $4800 \mathrm{~T}(\mathrm{~s})$ (Where $\mathrm{T}=1 / \mathrm{fosc}, \mathrm{T}=1 / \mathrm{f} \mathrm{CK}$ ) the LC75812PT outputs a key data read request (a low level on DO) to the controller. The controller acknowledges this request and reads the key data. However, if CE is high during a serial data transfer, DO will be set high.
- After the controller reads the key data, the key data read request is cleared (DO is set high) and the LC75812PT performs another key scan. However, this dose not clear sleep mode. Also note that DO, being an open-drain output, requires a pull-up resistor (between $1 \mathrm{k} \Omega$ and $10 \mathrm{k} \Omega$ ).
- Sleep mode key scan example

Example: When a "display on/off control ( $\mathrm{SP}=1$ )" instruction and a "set key scan output port/general-purpose output port state ( KP 1 to $\mathrm{KP} 3=0, \mathrm{KC1}$ to $\mathrm{KC6}=0, K C 7=1$ )" instruction are executed. (i.e. sleep mode with only KS7 high.)


Note: *23. These diodes are required to reliably recognize multiple key presses on the KS7 line when sleep mode state with only KS7 high, as in the above example.
That is, these diodes prevent incorrect operations due to sneak currents in the KS7 key scan output signal when keys on the KS1 to KS6 lines are pressed at the same time.


## Multiple Key Presses

Although the LC75812PT is capable of key scanning without inserting diodes for dual key presses, triple key presses on the KI1 to KI5 input pin lines, or multiple key presses on the KS1 to KS7 output pin lines, multiple presses other than these cases may result in keys that were not pressed recognized as having been pressed.
Therefore, a diode must be inserted in series with each key. Applications that do not recognize multiple key presses of three or more keys should check the key data for three or more 1 bits and ignore such data.

## 1/8 Duty, 1/4 Bias Drive Technique



When a "set display technique" instruction with $\mathrm{FC} 0=0, \mathrm{FC} 1=0$ are executed: $\mathrm{f} 8=\frac{\mathrm{fosc}}{3072}, \mathrm{f} 8=\frac{\mathrm{f} C \mathrm{C}}{3072}$
When a "set display technique" instruction with $\mathrm{FC} 0=1, \mathrm{FC} 1=0$ are executed: $\mathrm{f} 8=\frac{\mathrm{fosc}}{1536}$, $\mathrm{f} 8=\frac{\mathrm{fCK}}{1536}$
When a "set display technique" instruction with $\mathrm{FC} 0=0, \mathrm{FC} 1=1$ are executed: $\mathrm{f} 8=\frac{\mathrm{fosc}}{768} \quad, \mathrm{f} 8=\frac{\mathrm{f} \mathrm{CK}}{768} \quad$ )

## 1/9 Duty, 1/4 Bias Drive Technique



## PWM Output Waveform

(1)


| "Set key scan output port/general-purpose output port state" Instruction Data |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | PWM Output <br> Waveform of General-purpose Output Ports P1 to P3 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| W10 | W11 | W12 | W13 | W14 | W15 | W20 | W21 | W22 | W23 | W24 | W25 | W30 | W31 | W32 | W33 | W34 | W35 |  |
| 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | (1) |
| 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | (2) |
| 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | (3) |


| "Set key scan output port/general-purpose output port state" Instruction Data |  |  |  | PWM Output Waveform <br> Frame Frequency <br> fp[Hz] |
| :---: | :---: | :---: | :---: | :---: |
| PF0 | PF1 | PF2 | PF3 |  |

## Clock Signal Output Waveform

P3

$\mathrm{Tc}=\frac{1}{\mathrm{fc}}$

| "Set Key Scan Output Port/ General-purpose Port State" Instruction Data |  |  | General-purpose port P3 clock signal frequency fc ( $=1 / \mathrm{Tc}$ ) [ Hz$]$ |
| :---: | :---: | :---: | :---: |
| PC30 | PC31 | PC32 |  |
| 1 | 1 | 0 | Clock signal output (fosc/2, $\mathrm{f}_{\mathrm{CK}} / 2$ ) |
| 0 | 0 | 1 | Clock signal output (fosc/8, $\mathrm{f}_{\mathrm{CK}} / 8$ ) |

## Voltage Detection Type Reset Circuit (VDET)

This circuit generates an output signal and resets the system when logic block power is first applied and when the voltage drops, i.e., when the logic block power supply voltage is less than or equal to the power down detection voltage $\mathrm{V}_{\mathrm{DET}}$, which is 2.2 V , typical. To assure that this function operates reliably, a capacitor must be added to the logic block power supply line so that the logic block power supply voltage $\mathrm{V}_{\mathrm{DD}}$ rise time when the logic block power is first applied and the logic block power supply voltage $\mathrm{V}_{\mathrm{DD}}$ fall time when the voltage drops are both at least 1 ms . (See Figure 5.)

## Power Supply Sequence

The following sequences must be observed when power is turned on and off. (See Figure 5.)

- Power on: Logic block power supply $\left(\mathrm{V}_{\mathrm{DD}}\right)$ on $\rightarrow \mathrm{LCD}$ driver block power supply ( $\mathrm{V}_{\mathrm{LCD}}$ ) on
- Power off: LCD driver block power supply ( $\mathrm{V}_{\mathrm{LCD}}$ ) off $\rightarrow$ Logic block power supply ( $\mathrm{V}_{\mathrm{DD}}$ ) off

When 5 V signal is applied to the CE, CL, DI, and $\overline{\mathrm{INH}}$ pins which are to be connected to the controller and if the logic block power supply ( $\mathrm{V}_{\mathrm{DD}}$ ) is off, set the input voltage at the $\mathrm{CE}, \mathrm{CL}, \mathrm{DI}$, and $\overline{\mathrm{INH}}$ pins to 0 V and apply the 5 V signal to these pins after turning on the logic block power supply (VDD).

## System Reset

## 1. Reset function

The LC75812PT performs a system reset with the VDET. When a system reset is applied, the display is turned off, key scanning is disabled, the key data is reset, and the general-purpose output ports are set to and held at the low level (VSS).
These states that are created as a result of the system reset can be cleared by executing the instruction described below.
(See Figure 5.)

- Clearing the display off state

Display operation can be enabled by executing a "display on/off control" instruction. However, since the contents of the DCRAM, ADRAM, and CGRAM are undefined, applications must set the contents of these memories before turning on display with the "display on/off control" instruction. That is, applications must execute the following instructions.

- Set display technique (The "set display technique" instruction must be executed first.)
- DCRAM data write
- ADRAM data write (If the ADRAM is used.)
- CGRAM data write (If the CGRAM is used.)
- Set AC address
- Set display contrast (If the display contrast adjustment circuit is used.)

After executing the above instructions, applications must turn on the display with a "display on/off control" instruction.
Note that when applications turn off in the normal mode, applications must turn off the display with a "display on/off control" instruction or the $\overline{\mathrm{INH}}$ pin.

## LC75812PT

- Clearing the key scan disable and key data reset states

By executing the following instructions not only create a state in which key scanning can be performed, but also clear the key data reset.

- Set display technique (The "set display technique" instruction must be executed first.)
- Set key scan output port/general-purpose output port state
- Clearing the general-purpose output ports locked at the low level (VSS) state

By executing the following instructions clear the general-purpose output ports locked at the low level (VSS) state and set the states of the general-purpose output ports.

- Set display technique (The "set display technique" instruction must be executed first.)
- Set key scan output port/general-purpose output port state

$-\mathrm{tl} \geq 1$ [ms] (Logic block power supply voltage $\mathrm{V}_{\mathrm{DD}}$ rise time)
- $\mathrm{t} 2 \geq 0$
- $\mathrm{t} 3 \geq 0$
- $t 4 \geq 1$ [ms] (Logic block power supply voltage $V_{D D}$ fall time)
- Initial state settings

Set display technique (The "set display technique" instruction must be executed first.)
DCRAM data write
ADRAM data write (If the ADRAM is used.)
CGRAM data write (If the CGRAM is used.)
Set AC address
Set display contrast (If the display contrast adjustment circuit is used.)
[Figure 5]

## 2. Block states during a system reset

(1) CLOCK GENERATOR,TIMING GENERATOR

When a reset is applied, these circuits are forcibly initialized internally. Then, when the "set display technique" instruction is executed, oscillation of the OSC pin starts in RC oscillator operating mode (the IC starts receiving the external clock in external clock operating mode), execution of the instruction is enabled.
(2) INSTRUCTION REGISTER, INSTRUCTION DECODER

When a reset is applied, these circuits are forcibly initialized internally. Then, when instruction execution starts, the IC operates according to those instructions.
(3) ADDRESS REGISTER, ADDRESS COUNTER

When a reset is applied, these circuits are forcibly initialized internally. Then, the DCRAM and the ADRAM addresses are set when "Set AC address" instruction is executed.
(4) DCRAM, ADRAM, CGRAM

Since the contents of the DCRAM, ADRAM, and CGRAM become undefined during a reset, applications must execute "DCRAM data write", "ADRAM data write (If the ADRAM is used.)", and "CGRAM data write (If the CGRAM is used.)" instructions before executing a "display on/off control" instruction.
(5) CGROM

Character patterns are stored in this ROM.
(6) LATCH

Although the value of the data in the latch is undefined during a reset, the ADRAM, CGROM, and CGRAM data is stored by executing a "display on/off control" instruction.
(7) COMMON DRIVER, SEGMENT DRIVER

These circuits are forced to the display off state when a reset is applied.
(8) CONTRAST ADJUSTER

Display contrast adjustment circuit operation is disabled when a reset is applied. After that, the display contrast can be set by executing a "set display contrast" instruction.
(9) KEY SCAN, KEY BUFFER

When a reset is applied, these circuits are forcibly initialized internally, and key scan operation is disabled. Also, the key data is all set to 0 . After that, key scanning can be performed by executing a "set key scan output port/general-purpose output port state" instruction.
(10) GENERAL PURPOSE PORT

When a reset is applied, the general-purpose output port state is locked at the low level (VSS).
(11) CCB INTERFACE, SHIFT REGISTER

These circuits go to the serial data input wait state.
(3) Output pin states during the reset period

| Output pin | State during reset |  |
| :---: | :---: | :---: |
| S1 to S64 | $\mathrm{L}\left(\mathrm{V}_{\text {LCD }}{ }^{4}\right)$ |  |
| S65/Сом9 | $\mathrm{L}\left(\mathrm{V}_{\mathrm{LCD}}{ }^{4}\right)$ | *24 |
| COM1 to COM8 | $\mathrm{L}\left(\mathrm{V}_{\mathrm{LCD}}{ }^{4}\right)$ |  |
| KS1/P1, KS2/P2 | $L\left(V_{s s}\right)$ | *25 |
| KS3 to KS6 | $L\left(V_{s s}\right)$ |  |
| KS7/P3 | L (Vss) | *25 |
| OSC | Z (high-impedance) | *26 |
| DO | H | *27 |

*24 This output pin is forcibly set to the segment output function and held low ( $\mathrm{V}_{\mathrm{LCD}} 4$ ). If the "set display technique" instruction is executed, however, either segment output or common output is selected according to the instruction.
*25 This output pin is forcibly set to general-purpose output port and held low ( $\mathrm{V}_{\mathrm{SS}}$ ). If the "set display technique" and the "set key scan output port/general-purpose output port state" instructions are executed, however, either key scan output port or general-purpose output port is selected according to the instructions.
*26 This I/O pin is forcibly set to the high-impedance state.
*27 Since this output pin is an open-drain output, a pull-up resistor (between $1 \mathrm{k} \Omega$ and $10 \mathrm{k} \Omega$ ) is required. This pin is held at the high level even if a key data read operation is performed before executing the "set display technique" or "set key scan output port/general-purpose output port state" instruction.

## OSC Pin Peripheral Circuit

(1) RC oscillator operating mode (when the "set display technique ( $O C=0$ )" instruction is executed)

When RC oscillator operating mode is selected, an external resistor Rosc and an external capacitor Cosc must be connected between the OSC pin and GND.

(2) External clock operating mode (when the "set display technique ( $\mathrm{OC}=1$ )" instruction is executed)

When selecting the external clock operating mode, connect a current protection resistor $\operatorname{Rg}(2.2$ to $22 \mathrm{k} \Omega$ ) between the OSC pin and external clock output pin (external oscillator). Determine the value of the resistance according to the maximum allowable current value at the external clock output pin. Also make sure that the waveform of the external clock is not heavily distorted.


Note: *28. Allowable current value at external clock output pin $>\frac{\mathrm{V}_{\mathrm{DD}}}{\mathrm{Rg}}$

## Pins P1 to P3 peripheral circuit

It is recommended that the following circuit be used when adjusting the brightness of the LED backlight in PWM mode using the general-purpose output ports P1 to P3 (when PWM signal output function is selected with the general-purpose output ports P1 to P3 under the "set key scan output port/general-purpose output port state" instruction):


## Note when applying a 5V signal to the CE, CL, DI, and INH pins

When applying a 5 V signal to the $\mathrm{CE}, \mathrm{CL}, \mathrm{DI}$, and $\overline{\mathrm{INH}}$ pins which are to be connected to the controller, set the input voltage to the CE, CL, DI, and $\overline{\mathrm{INH}}$ pins to 0 V if the logic block power supply ( V DD ) is off, and apply the 5 V signal to those pins after turning on the logic block power supply (VDD).

## Sample Application Circuit 1

$1 / 8$ duty, $1 / 4$ bias drive technique (for use with normal panels)


Note *29. Add a capacitor to the logic block power supply line so that the logic block power supply voltage VDD rise time when power is applied and the logic block power supply voltage $\mathrm{V}_{\mathrm{DD}}$ fall time when power drops are both at least 1 ms , as the LC75812PT is reset by the VDET.
*30. If a variable resistor is not used for display contrast fine adjustment, the $\mathrm{V}_{\mathrm{LCD}} 4$ pin must be connected to ground.
*31. In RC oscillator operating mode, an external resistor, Rosc, and an external capacitor, Cosc, must be connected between the OSC pin and ground. When selecting the external clock operating mode, connect a current protection resistor $\operatorname{Rg}(2.2$ to $22 \mathrm{k} \Omega$ ) between the OSC pin and the external clock output pin (external oscillator). (See the "OSC Pin Peripheral Circuit" section.)
*32. If the function of $\overline{\mathrm{INH}}$ pin is not used, the $\overline{\mathrm{INH}}$ pin must be connected to the logic block power supply VDD.
*33. The DO pin, being an open-drain output, requires a pull-up resistor. Select a resistance (between $1 \mathrm{k} \Omega$ and $10 \mathrm{k} \Omega$ ) appropriate for the capacitance of the external wiring so that signal waveforms are not degraded.
*34 When applying a 5 V signal to the CE, CL, DI, and $\overline{\mathrm{INH}}$ pins, set the input voltage to 0 V if the logic block power supply ( $\mathrm{V}_{\mathrm{DD}}$ ) is off and apply the 5 V signal to those pins after turning on the logic block power supply ( $V_{D D}$ ).

## Sample Application Circuit 2

$1 / 8$ duty, $1 / 4$ bias drive technique (for use with large panels)


Note $* 29$. Add a capacitor to the logic block power supply line so that the logic block power supply voltage VDD rise time when power is applied and the logic block power supply voltage $\mathrm{V}_{\mathrm{DD}}$ fall time when power drops are both at least 1 ms , as the LC75812PT is reset by the VDET.
*30. If a variable resistor is not used for display contrast fine adjustment, the $\mathrm{V}_{\mathrm{LCD}} 4$ pin must be connected to ground.
*31. In RC oscillator operating mode, an external resistor, Rosc, and an external capacitor, Cosc, must be connected between the OSC pin and ground. When selecting the external clock operating mode, connect a current protection resistor $\operatorname{Rg}(2.2$ to $22 \mathrm{k} \Omega)$ between the OSC pin and the external clock output pin (external oscillator). (See the "OSC Pin Peripheral Circuit" section.)
*32. If the function of $\overline{\mathrm{INH}}$ pin is not used, the $\overline{\mathrm{INH}}$ pin must be connected to the logic block power supply VDD.
*33. The DO pin, being an open-drain output, requires a pull-up resistor. Select a resistance (between $1 \mathrm{k} \Omega$ and $10 \mathrm{k} \Omega$ ) appropriate for the capacitance of the external wiring so that signal waveforms are not degraded.
*34 When applying a 5 V signal to the $\mathrm{CE}, \mathrm{CL}, \mathrm{DI}$, and $\overline{\mathrm{INH}}$ pins, set the input voltage to 0 V if the logic block power supply ( $\mathrm{V}_{\mathrm{DD}}$ ) is off and apply the 5 V signal to those pins after turning on the logic block power supply (VDD).

## Sample Application Circuit 3

$1 / 9$ duty, $1 / 4$ bias drive technique (for use with normal panels)


Note *29. Add a capacitor to the logic block power supply line so that the logic block power supply voltage VDD rise time when power is applied and the logic block power supply voltage $\mathrm{V}_{\mathrm{DD}}$ fall time when power drops are both at least 1 ms , as the LC75812PT is reset by the VDET.
*30. If a variable resistor is not used for display contrast fine adjustment, the $\mathrm{V}_{\mathrm{LCD}}{ }^{4}$ pin must be connected to ground.
*31. In RC oscillator operating mode, an external resistor, Rosc, and an external capacitor, Cosc, must be connected between the OSC pin and ground. When selecting the external clock operating mode, connect a current protection resistor $\operatorname{Rg}(2.2$ to $22 \mathrm{k} \Omega)$ between the OSC pin and the external clock output pin (external oscillator). (See the "OSC Pin Peripheral Circuit" section.)
*32. If the function of $\overline{\mathrm{INH}}$ pin is not used, the $\overline{\mathrm{INH}}$ pin must be connected to the logic block power supply VDD.
*33. The DO pin, being an open-drain output, requires a pull-up resistor. Select a resistance (between $1 \mathrm{k} \Omega$ and $10 \mathrm{k} \Omega$ ) appropriate for the capacitance of the external wiring so that signal waveforms are not degraded.
*34 When applying a 5 V signal to the CE, CL, DI, and $\overline{\mathrm{INH}}$ pins, set the input voltage to 0 V if the logic block power supply ( $\mathrm{V}_{\mathrm{DD}}$ ) is off and apply the 5 V signal to those pins after turning on the logic block power supply ( $\mathrm{V}_{\mathrm{DD}}$ ).

## Sample Application Circuit 4

1/9 duty, $1 / 4$ bias drive technique (for use with large panels)


Note $* 29$. Add a capacitor to the logic block power supply line so that the logic block power supply voltage VDD rise time when power is applied and the logic block power supply voltage $\mathrm{V}_{\mathrm{DD}}$ fall time when power drops are both at least 1 ms , as the LC75812PT is reset by the VDET.
*30. If a variable resistor is not used for display contrast fine adjustment, the $\mathrm{V}_{\mathrm{LCD}} 4$ pin must be connected to ground.
*31. In RC oscillator operating mode, an external resistor, Rosc, and an external capacitor, Cosc, must be connected between the OSC pin and ground. When selecting the external clock operating mode, connect a current protection resistor $\operatorname{Rg}(2.2$ to $22 \mathrm{k} \Omega)$ between the OSC pin and the external clock output pin (external oscillator). (See the "OSC Pin Peripheral Circuit" section.)
*32. If the function of $\overline{\mathrm{INH}}$ pin is not used, the $\overline{\mathrm{INH}}$ pin must be connected to the logic block power supply VDD.
*33. The DO pin, being an open-drain output, requires a pull-up resistor. Select a resistance (between $1 \mathrm{k} \Omega$ and $10 \mathrm{k} \Omega$ ) appropriate for the capacitance of the external wiring so that signal waveforms are not degraded.
*34 When applying a 5 V signal to the $\mathrm{CE}, \mathrm{CL}, \mathrm{DI}$, and $\overline{\mathrm{INH}}$ pins, set the input voltage to 0 V if the logic block power supply ( $\mathrm{V}_{\mathrm{DD}}$ ) is off and apply the 5 V signal to those pins after turning on the logic block power supply (VDD).

LC75812PT
Sample Correspondence between Instructions and the Display (When the LC75812PT-8565 is used)


Continued on next page.

LC75812PT
Continued from preceding page.

*35) The sample correspondence between the instructions and the display assumes the use of 13 digits $\times 1$ row $5 \times 7$ dot matrix LCD. Neither CGRAM nor ADRAM are used.

## LC75812PT

*36) Given below are the data formats of the "DCRAM data write" instructions (No. 3 to No. 21) for the sample correspondence between the instructions and the display executed in the super increment mode. In the super increment mode processing example shown below, 19 characters of DCRAM data is divided and written into DCRAM in two operations.

| No. | Instruction (HEX) |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | LSB |  |  |  |  |  |  |  |  |  | MSB |  |
|  | $\begin{gathered} \text { D0 to } \\ \text { D3 } \end{gathered}$ | $\begin{gathered} \text { D4 to } \\ \text { D7 } \end{gathered}$ | $\begin{gathered} \text { D8 to } \\ \text { D11 } \end{gathered}$ | $\begin{gathered} \text { D12 to } \\ \text { D15 } \end{gathered}$ | $\begin{gathered} \text { D16 to } \\ \text { D19 } \end{gathered}$ | $\begin{aligned} & \text { D20 to } \\ & \text { D23 } \end{aligned}$ | $\begin{gathered} \text { D24 to } \\ \text { D27 } \end{gathered}$ | $\begin{gathered} \text { D28 to } \\ \text { D31 } \end{gathered}$ | $\begin{gathered} \text { D32 to } \\ \text { D35 } \end{gathered}$ | $\begin{gathered} \text { D36 to } \\ \text { D39 } \end{gathered}$ | $\begin{aligned} & \text { D40 to } \\ & \text { D43 } \end{aligned}$ | $\begin{aligned} & \text { D44 to } \\ & \text { D47 } \end{aligned}$ |
| 3 to 15 | DCRAM data write (Super increment mode) |  |  |  |  |  |  |  |  |  |  |  |
|  | 0 | 2 | 3 | 5 | 1 | 4 | E | 4 | 9 | 5 | F | 4 |
|  | DCRAM data write (Super increment mode) |  |  |  |  |  |  |  |  |  |  |  |



| No. | Instruction (HEX) |  |  |  |  |  | Operation |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | LSB |  |  |  |  | MSB |  |
|  | $\begin{gathered} \text { D96 to } \\ \text { D99 } \end{gathered}$ | $\begin{gathered} \text { D100 to } \\ \text { D103 } \\ \hline \end{gathered}$ | $\begin{gathered} \text { D104 to } \\ \text { D107 } \end{gathered}$ | $\begin{gathered} \text { D108 to } \\ \text { D111 } \end{gathered}$ | $\begin{gathered} \text { D112 to } \\ \text { D115 } \end{gathered}$ | $\begin{gathered} \text { D116 to } \\ \text { D119 } \\ \hline \end{gathered}$ |  |
| 3 to 15 | DCRAM data write (Super increment mode) |  |  |  |  |  | Display data " " "S" "A" "N" "Y" "O" " " "L" "S" "l" " " "L" "C" are written sequentially to DCRAM addresses 00 H to OCH. |
|  | 3 | 4 | 0 | 0 | 2 | A |  |
| 16 to 21 | DCRAM data write (Super increment mode) |  |  |  |  |  | Display data "7" " 5 " " 8 " " 1 " " 2 " " " are written sequentially to DCRAM addresses ODH to 12 H . |
|  | 0 | 2 | D | 0 | 2 | A |  |

## Notes on the controller key data read techniques

1. Timer based key data acquisition

- Flowchart

- Timing chart

t5: Key scan execution time when the key data agreed for two key scans. (4800T(s))
t6: Key scan execution time when the key data did not agree for two key scans and the key scan was executed again. (9600T(s))
t7: Key address $(43 \mathrm{H})$ transfer time
t8: Key data read time

$$
\mathrm{T}=\frac{1}{\mathrm{fosc}} \quad \mathrm{~T}=\frac{1}{\mathrm{f}_{\mathrm{CK}}}
$$

## - Explanation

In this technique, the controller uses a timer to determine key on/off states and read the key data. The controller must check the DO state when CE is low every $t 9$ period without fail. If DO is low, the controller recognizes that a key has been pressed and executes the key data read operation.
The period t 9 in this technique must satisfy the following condition.
$t 9>t 6+t 7+t 8$
When key data read operation is executed with DO set high (no key data read request present), the key data (KD1 to KD35) and sleep acknowledge data (SA) are invalid.

## 2. Interrupt based key data acquisition

- Flowchart

- Timing chart

t5: Key scan execution time when the key data agreed for two key scans. (4800T(s))
t6: Key scan execution time when the key data did not agree for two key scans and the key scan was executed again. ( $9600 \mathrm{~T}(\mathrm{~s})$ )
t7: Key address $(43 \mathrm{H})$ transfer time
t8: Key data read time

$$
\mathrm{T}=\frac{1}{\mathrm{fosc}} \quad \mathrm{~T}=\frac{1}{\mathrm{f}_{\mathrm{CK}}}
$$

- Explanation

In this technique, the controller uses interrupts to determine key on/off states and read the key data. The controller must check the DO state when CE is low. If DO is low, the controller recognizes that a key has been pressed and executes the key data read operation. After that the next key on/off determination is performed after the time t10 has elapsed by checking the DO state when CE is low and reading the key data. The period t 10 in this technique must satisfy the following condition.

$$
\mathrm{t} 10>\mathrm{t} 6
$$

When key data read operation is executed with DO set high (no key data read request present), the key data (KD1 to KD35) and sleep acknowledge data (SA) are invalid.

## LC75812PT

## About Data Communication Method with The Controller

1. About data communication method of 4 line type CCB format

The 4 line type CCB format is the data communication method of before. The LC75812PT must connect to the controller as followings.


Note: *37. Connect the pull-up resistor Rup. Select a resistance (between 1 to $10 \mathrm{k} \Omega$ ) appropriate for the capacitance of the external wiring so that signal waveforms are not degraded.
*38. The (INT) pin is an input port for the key data read request signal (a low level on DO) detection.
2. About data communication method of 3 line type CCB format

The 3 line type CCB format is the data communication method that made a common use of the data input DI in the data output DO. The LC75812PT must connect to the controller as followings.


Note: *37. Connect the pull-up resistor Rup. Select a resistance (between 1 to $10 \mathrm{k} \Omega$ ) appropriate for the capacitance of the external wiring so that signal waveforms are not degraded.
*38. The (INT) pin is an input port for the key data read request signal (a low level on DO) detection.

In this case, Applications must transfer the data communication start command before the serial data input (CCB address " 42 H ", display data and control data transfer) or serial data output (CCB address " 43 H " transfer, key data read) to avoid the collision of the data input signal DI and the data output signal DO.
Then applications must transfer the data communication stop command when the controller wants to detect the key data read request signal (a low level on DO ) during a movement stop of the serial data input and the serial data output.
$<1>$ Data communication start command
(1) When CL is stoped at the low level


CL


DIIDO $\frac{X 0 \times 0 \times 0 \times 0 \times 0 \times 0 \times 0 \times 0 \times 0 \times 0 \times 1 \times 1 \times 0 \times 1 \times 1 \times 1 \times}{\leftarrow \text { CCB address "OOH" } \rightarrow \text { Command data } \longrightarrow}$
(2) When CL is stoped at the high level


CL


DIIDO $\frac{\text { XOXOXOXOXOXOXOX } 0 \times 0 \times 0 \times 1 \times 1 \times 0 \times 1 \times 1 \times 1 \times}{\leftarrow \text { CCB address " } 00 \mathrm{H} \text { " } \rightarrow \text { Command data } \longrightarrow}$
(2) When CL is stoped at the high level


CL



## Data Communication Flowchart of 4 Line Type or 3 Line Type CCB Format

1. Flowchart of the initial setting when power is turned on.

2. Flowchart of the serial data input

3. Flowchart of the serial data output


Note: *40. In the case of the 4 line type CCB format, the transfer of data communication start command is unnecessary, and, in the case of the 3 line type CCB format, the transfer is necessary.
*41. Because the serial data output has the role of the data communication stop command, it is not necessary to transfer the data communication stop command some other time.

## LC75812PT

## Timing Chart of 4 Line Type and 3 Line Type CCB Format

1. Timing chart of 4 line type CCB format
<Example 1>
Key on

<Example 2>

<Example 3>
Key on


Note: *42. When the key data agrees for two key scans, the key scan execution time is $4800 \mathrm{~T}[\mathrm{~s}]$.
And, when the key data does not agree for two key scans and the key scan is executed $\quad \mathrm{T}=\frac{1}{\text { fosc }} \quad \mathrm{T}=\frac{1}{{ }^{f} \mathrm{CK}}$ again, the key scan execution time is $9600 \mathrm{~T}[\mathrm{~s}]$.
2. Timing chart of 3 line type CCB format
<Example 1>

<Example 2>

<Example 3>
Key on


Note: *42. When the key data agrees for two key scans, the key scan execution time is $4800 \mathrm{~T}[\mathrm{~s}]$.
And, when the key data does not agree for two key scans and the key scan is executed again, the key scan execution time is $9600 \mathrm{~T}[\mathrm{~s}]$.

$$
\mathrm{T}=\frac{1}{\text { fosc }} \quad \mathrm{T}=\frac{1}{\mathrm{f}^{\mathrm{f} C K}}
$$

LC75812PT－8565 Character Font（Standard）

|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | － | － | － | － | － |  | $\bigcirc$ | $\bigcirc$ |  |  |  |  |  |  |  |  |
|  | ＊1 | 8 | 18 | 13 | 2ax |  | 4 | 2 | 4m | \％ |  |  | ＊ | 201 |  |  |
|  | － | － |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | \％ | 等 |  | $\underline{4}$ | \％ | － | 1717 | 1 |  | $\pm$ |  | ， |  | － |  |  |
|  | ＂＇ | － |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 5im | $\cdots$ | 10 |  | － | 14 | － | Hz |  | $\pm$ | ， | \％ |  |  |  |
|  | ＊ | ＊ | $\rightarrow$ | $\cdots$ |  | ＋ |  |  |  |  |  |  |  |  |  |  |
|  |  | ＊ | 8 | ．． |  |  | Im | ＊： | \％ | E |  | $\cdots$ |  |  | $\pm$ |  |
|  |  | r | $\checkmark$ |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | \％ |  | Em |  |  |  |  | 1 |  |  |  |  |  |  | I7 |  |
|  | － |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | 81 | 20 | 31 | 3 |  |  | A | ＊ | \％ | ＊＊ | \％ | 8 | W | ＊ |  |  |
|  | $\cdots$ | $\cdots$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | \％ | \％ | \％1 | di |  |  | ＊ | 4 |  |  | ： |  |  |  |  |  |
|  | $\cdots$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | 1 |  | 8 | H | \％ |  | － | $\pm$ | 2 | \％ | 1. |  |  |  |  |  |
|  | － |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | ＊ | \％ | \％ | 1 | \％ | 4 | ¢ | IT | \％ |  |  |  | ＝nd |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | \＃ | \％ | Ex | ， | ＋ |  |  | \＃ |  |  |  |  |  |  |  |  |
|  | $\sim$ | $\bigcirc$ |  |  | － | $\bigcirc$ | $>$ | 3 | $\times$ |  |  |  |  |  |  |  |
|  | \％ | 8 | \％ | E | \％ | E | 1in | 8 | \％ |  |  |  |  |  |  |  |
|  | © |  |  |  |  |  |  |  | $\pm$ |  |  |  |  |  |  |  |
|  | \％ |  |  | 1 |  |  | 848 | 5 | \％ | － | ＊＊ |  |  |  |  |  |
|  | － | － |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | ＂ |  | 18 | ＊： | $\cdots$ | ＊ |  |  | \％ | 4 |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | \％ | \％ | \％ | \％ | Hi＋ | 粗 | \％ | 港 | 年： |  | Is： | 觠 | ＋ |  | \％ | \％ |
|  | 0 | － |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 通 | $\bigcirc$ | モ | ๔ | $\bigcirc$ |  |  |  | ¢ |  | ® |  |  |  |  |
|  |  |  | $⿳ 亠 丷 厂 犬$ | 哀 | $\frac{0}{0}$ | $\stackrel{\rightharpoonup}{0}$ |  |  |  | 宫 |  |  | ： | $\stackrel{\rightharpoonup}{\square}$ |  | 三 |

[^1]
## Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery \& Lifecycle Information:

ON Semiconductor:
LC75812PTH-8565-H LC75812PTS-8565-H


[^0]:    - CCB is ON Semiconductor® 's original format. All addresses are managed by ON Semiconductor ${ }^{\circledR}$ for this format.

[^1]:    ON Semiconductor and the ON logo are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

