

[Sample &](http://www.ti.com/product/TPS65090?dcmp=dsproject&hqs=sandbuy&#samplebuy) $\frac{1}{2}$ Buy

[TPS65090](http://www.ti.com/product/tps65090?qgpn=tps65090)

SLVSBO6B –JANUARY 2013–REVISED JULY 2015

TPS65090 Front-End PMU With Switched-Mode Charger for 2 to 3 Cells In Series

Technical [Documents](http://www.ti.com/product/TPS65090?dcmp=dsproject&hqs=td&#doctype2)

- Management: Series
	- V_{IN} Range From 6 V to 17 V Notebook Computers
	- Up to 4-A Output Current on the Power Path Mobile PCs and Mobile Internet Devices
	- Switched-Mode Charger; up to 4-A Maximum Industrial Metering Equipment Charge Current **• Personal Medical Products** • Personal Medical Products
	- JEITA Compliant Charging Control
	- Thermal Regulation, Safety Timers **3 Description**
	-
-
	-
	- $-$ V_{IN} Range From 6 V to 17 V
		-
		-
	- 1 Adjustable Output Voltage (From 1 V to 5 V)
		-
	-
	-
- -
	-
	- Typical 10-μA Quiescent Current per LDO
- -
	-
	-
	- Four 3.3-V Switches With 1-A Current Limit
	- All Switches Controlled by I²C Interface
- $I²C$ Interface
	- Standard-Mode (100 kHz) Supported
	-
	- Fast-Mode Plus (1000 kHz) Supported
	- High-Speed (3.4 MHz) Supported **DC-DC Block Diagram**
- 16-Channel, 10-Bit Analog-to-Digital Converter (ADC)
- • Available in a 9-mm × 9-mm, VQFN-100 Package

1 Features 2 Applications

Wide Input Voltage Charger and Power Path • Battery-Powered Products Using 2 to 3 Li-Cells in

Support & **[Community](http://www.ti.com/product/TPS65090?dcmp=dsproject&hqs=support&#community)**

22

Tools & **[Software](http://www.ti.com/product/TPS65090?dcmp=dsproject&hqs=sw&#desKit)**

-
-
-

The TPS65090A device is a single-chip power – 2 Temperature Sense Inputs

3 Step-Down Converters:

3 Step-Down Converters:

3 Step-Down Converters: • 3 Step-Down Converters: a battery charger with power path management for a dual or triple Li-Ion or Li-Polymer cell battery pack. Range The charger can be directly connected to an external wall adapter. Three highly efficient step-down converters are targeted for providing a fixed 5-V – 2 Fixed Output Voltages (5 V and 3.3 V) system voltage, a fixed 3.3-V system voltage, and an – Up to 5 A of Continuous Output Current adjustable voltage rail. The step-down converters efficiency across the widest possible range of load – Up to 4 A of Continuous Output Current currents. The step-down converters allow the use of – Output Voltage Accuracy ±1% small inductors and capacitors to achieve a small solution size. The TPS65090A also integrates two – Typical 30-μA Quiescent Current Per Gonverter
Converter enters a converter blocks which control the system while shut down.
Converter blocks which control the system while shut down. Each LDO operates with an input voltage range from – 2 Fixed Output Voltages (5 V and 3.3 V) 6 V to 17 V, allowing the LDOs to be supplied from the wall adapter or directly from the main battery – Output Voltage Accuracy ±1% pack.

Seven load switches are built into the device. These • 7 Current-Limited Load Switches: load switches can be used to control the power – One System Voltage Switch With 1-A Current supply individually for certain circuit blocks in the Limit Limit application circuit. The current flowing through the – One 5-V Switch With 200-mA Current Limit, load switches, as well as the output current of the Reverse-Voltage Protected step-down converters, the input current from the AC adapter and the charge current is monitored and can – One 3.3-V Switch With 3-A Current Limit be read out using the digital interface.

Device Information[\(1\)](#page-0-0)

– Fast-Mode (1) For all available packages, see the orderable addendum at (400 kHz) Supported the end of the data sheet.

Table of Contents

1 Features.. [1](#page-0-1) 7.3 Feature Description... [27](#page-26-0)

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision A (July 2013) to Revision B Page

• Added *ESD Ratings* table, *Feature Description* section, *Device Functional Modes*, *Application and Implementation* section, *Power Supply Recommendations* section, *Layout* section, *Device and Documentation Support* section, and *Mechanical, Packaging, and Orderable Information* section .. [1](#page-0-3)

5 Pin Configuration and Functions

Pin Functions

[TPS65090](http://www.ti.com/product/tps65090?qgpn=tps65090) SLVSBO6B –JANUARY 2013–REVISED JULY 2015 **www.ti.com**

Texas
Instruments

Pin Functions (continued)

4 *Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SLVSBO6B&partnum=TPS65090) Feedback* Copyright © 2013–2015, Texas Instruments Incorporated

Pin Functions (continued)

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltages are with respect to network ground terminal.

Absolute Maximum Ratings (continued)

over operating free-air temperature range (unless otherwise noted)^{[\(1\)](#page-6-2)}

6.2 ESD Ratings

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

Copyright © 2013–2015, Texas Instruments Incorporated *Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SLVSBO6B&partnum=TPS65090) Feedback* 7

Recommended Operating Conditions (continued)

6.4 Thermal Information

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, [SPRA953.](http://www.ti.com/lit/pdf/spra953)

6.5 Electrical Characteristics - Power Path Control

over recommended free-air temperature range and over recommended input voltage range (typical at an ambient temperature range of 25°C) (unless otherwise noted)

Electrical Characteristics - Power Path Control (continued)

over recommended free-air temperature range and over recommended input voltage range (typical at an ambient temperature range of 25°C) (unless otherwise noted)

6.6 Electrical Characteristics - Charger

over recommended free-air temperature range and over recommended input voltage range (typical at an ambient temperature range of 25°C) (unless otherwise noted)

Copyright © 2013–2015, Texas Instruments Incorporated *Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SLVSBO6B&partnum=TPS65090) Feedback* 9

Electrical Characteristics - Charger (continued)

over recommended free-air temperature range and over recommended input voltage range (typical at an ambient temperature range of 25°C) (unless otherwise noted)

Electrical Characteristics - Charger (continued)

over recommended free-air temperature range and over recommended input voltage range (typical at an ambient temperature range of 25°C) (unless otherwise noted)

6.7 Electrical Characteristics - DC-DC Converters

over recommended free-air temperature range and over recommended input voltage range (typical at an ambient temperature range of 25°C) (unless otherwise noted)

Copyright © 2013–2015, Texas Instruments Incorporated *Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SLVSBO6B&partnum=TPS65090) Feedback* 11

ISTRUMENTS

EXAS

Electrical Characteristics - DC-DC Converters (continued)

over recommended free-air temperature range and over recommended input voltage range (typical at an ambient temperature range of 25°C) (unless otherwise noted)

6.8 Electrical Characteristics - Linear Regulators

over recommended free-air temperature range and over recommended input voltage range (typical at an ambient temperature range of 25°C) (unless otherwise noted)

6.9 Electrical Characteristics - Load Switches

over recommended free-air temperature range and over recommended input voltage range (typical at an ambient temperature range of 25°C) (unless otherwise noted)

Copyright © 2013–2015, Texas Instruments Incorporated *Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SLVSBO6B&partnum=TPS65090) Feedback* 13

ISTRUMENTS

EXAS

Electrical Characteristics - Load Switches (continued)

over recommended free-air temperature range and over recommended input voltage range (typical at an ambient temperature range of 25°C) (unless otherwise noted)

Electrical Characteristics - Load Switches (continued)

over recommended free-air temperature range and over recommended input voltage range (typical at an ambient temperature range of 25°C) (unless otherwise noted)

6.10 Electrical Characteristics - Control

over recommended free-air temperature range and over recommended input voltage range (typical at an ambient temperature range of 25°C) (unless otherwise noted)

Electrical Characteristics - Control (continued)

over recommended free-air temperature range and over recommended input voltage range (typical at an ambient temperature range of 25°C) (unless otherwise noted)

6.11 Timing Requirements - I ²C Interface

over recommended free-air temperature range and over recommended input voltage range (unless otherwise noted)⁽¹⁾

(1) All values referred to V_{IH} min and V_{IH} max levels.
(2) For bus line loads C_{b} from 100 pF to 400 pF, the

For bus line loads C_b from 100 pF to 400 pF, the timing parameters must be linearly interpolated.

Timing Requirements - I ²C Interface (continued)

over recommended free-air temperature range and over recommended input voltage range (unless otherwise noted)^{[\(1\)](#page-16-0)}

(3) A device must internally provide a data hold time to bridge the undefined part between V_{IH} and V_{IL} of the falling edge of the SCLH
signal. An input circuit with a threshold as low as possible for the falling edge

[TPS65090](http://www.ti.com/product/tps65090?qgpn=tps65090) SLVSBO6B –JANUARY 2013–REVISED JULY 2015 **www.ti.com**

Figure 1. Serial Interface Timing Diagram

Table of Graphs

Typical Characteristics (continued)

Table of Graphs (continued)

SLVSBO6B –JANUARY 2013–REVISED JULY 2015 **www.ti.com**

www.ti.com SLVSBO6B –JANUARY 2013–REVISED JULY 2015

SLVSBO6B –JANUARY 2013–REVISED JULY 2015 **www.ti.com**

www.ti.com SLVSBO6B –JANUARY 2013–REVISED JULY 2015

SLVSBO6B –JANUARY 2013–REVISED JULY 2015 **www.ti.com**

7 Detailed Description

7.1 Overview

The TPS65090A is a single-chip power management IC for portable applications consisting of a battery charger with power path management for a dual or triple Li-Ion or Li-Polymer cell battery pack, three step-down converters, two always-on LDOs, and seven load switches with independent inputs.

7.2 Functional Block Diagram

7.3 Feature Description

As soon as a valid voltage at VSYS is applied, the LDOs start operating and providing a regulated output voltage at each of them. If DCDC1 is started, the output of the DCDC1 converter will be connected to the output of LDO1 with an internal bypass switch to ensure seamless transition. Finally, LDO1 will stop operating. LDO1 will restart when the voltage at its output drops below its regulation voltage. In this case, both outputs will be disconnected from each other. There will be no current flowing backward from the LDO1 output to the DCDC1 output. The same function is implemented for DCDC2 and LDO2.

7.3.2 Power Path Control

The device automatically switches adapter or battery power to the system load. The battery is connected to the system by default during power up or if the adapter power is not available. As soon as a valid voltage is detected on VACS and the voltage at VAC is higher than the battery voltage, the battery is disconnected and the AC power path switches controlled through the pins ACG and ACS are turned on. The system is powered through the adapter input. If the voltage on VACS is higher than the overvoltage protection threshold the AC power path switches are turned off or not turned on to protect the system from damage. Any voltage on VACS lower than the input undervoltage lockout (UVLO) threshold voltage will cause the AC power path switches to be off.

To protect the device and the system against reverse voltage additional external components are required to protect the pins VAC, VACS ACG and ACS which would be exposed to the reverse voltage. See the EVM documentation [SLVU778](http://www.ti.com/lit/pdf/SLVU778) for more details.

In case the maximum adapter output current is not high enough to supply the complete system, the system can be powered through the adapter and the battery at the same time. If the adapter current is limited, the adapter voltage will drop to the battery voltage level and the backgate diode of the battery switch will conduct current.

To minimize the losses in this mode of operation, the battery switch is turned on. To detect whether there is still a power source connected at the AC input, the AC power path switches are turned off every 0.5 s for a few milliseconds. While the AC power path switches are off, VAC is discharged through a 1-kΩ resistor to GND. If the voltage at VACS did not drop below the input UVLO threshold voltage, the AC power path switches are turned on again to allow the power source connected to the AC input to supply the system again.

7.3.3 Supply Status Outputs

The status of the power supply is indicated through the status pins VACG, VBATG and VSYSG. All pins are open-drain outputs and need a pullup resistor to the respective logic supply voltage they are connected to.

VACG will be high if a voltage is detected at VAC and VACS which is in a useable window. This means the voltage detected at VACS must be lower than the overvoltage threshold and it must be higher than the input UVLO threshold voltage. Also, the voltage at VAC must be higher than battery voltage. If no battery is connected, the minimum voltage is above the UVLO threshold.

VSYSG will be high as soon as the system voltage, detected at VSYS_L1 and VSYS_L2, is above its undervoltage thresholds.

VBATG will be high if the voltage detected at FBC is between the minimum and the maximum voltage for battery good detection and the differential voltage V_{SRN} - V_{VBAT} is lower than 20 mV. This indicates that the battery discharge current is not exceeding the programmed maximum level.

7.3.4 Charger

Charging can be enabled by using the ENC pin or by programming the respective register through I²C. The charger will then start working when VACG is detected. If the battery is completely charged or charging has been terminated for any other reason, the charger will stay idle. Charging can be restarted by disabling the charger and enabling it again.

As soon as the charger is enabled it starts with battery detection as shown in [Figure](#page-27-0) 36. If no battery or a battery short is detected the charger will continue with battery detection. If the battery is detected it will start charging.

Feature Description (continued)

Figure 36. Battery Detection

The charger controls a low constant-charge current during a precharge phase when the battery is at a very low voltage and must be recovered. The charger controls a high fast-charge current if the battery voltage is greater than the low voltage threshold and less than the charge termination voltage. If the battery voltage has reached the charge termination voltage, the charger controls this voltage until the charge current has decayed below the charge termination threshold or the fast-charge safety timer has timed out. Precharge current and charge termination current are either 10% of the programmed fast-charge current if the fast-charge current is set to 1 A or higher. Otherwise they will be controlled to 100 mA. A complete charging cycle is shown in [Figure](#page-28-1) 37.

Feature Description (continued)

Figure 37. Charging Cycle

To support charging with weak power sources, the charger stays in operation even if it cannot control the charge current at the programmed level. For this operating condition, the charge termination based on low charge current can be turned off by programming the respective register.

The fast-charge safety timer is programmed to its lowest value by default. The time-out time can be increased by programming higher values in the respective registers. It cannot be turned off.

All charge currents are defined depending on the current sense resistor connected between the pins SRN and SRP. The maximum fast-charge current generates a 40 mV voltage drop across this resistor. All other currents are lower.

The charge termination voltage is defined by a resistive voltage divider connected between battery, feedback input of the charger (FBC), and GND. The maximum voltage at FBC which is controlled is typically 2.1 V.

The charger has also inputs to measure the battery cell temperature. It supports using two different temperature sensors which can be placed at different locations in the battery pack. For more details on the temperature sensing circuit, refer to *Application and [Implementation](#page-48-0)*. For biasing the temperature sense resistor networks and the internal comparator reference the voltage at the VREFT pin is used. It is turned off if the charger is disabled.

Charge current and charge termination voltage can be programmed to lower than the maximum values using the digital interface. They are also controlled and forced to lower values depending on the measured battery cell temperature. The respective values for the five different temperature regions can be programmed in the charge control registers (CG_CTRLx) using the digital interface. Default settings for temperature thresholds and the respective fast-charge current and charge termination voltages are defined according to JEITA recommendations

Feature Description (continued)

for multicell battery packs. The definitions for the thresholds and temperature zones are shown in [Figure](#page-29-0) 38. [Figure](#page-29-0) 38 also shows the default values for temperature thresholds, charge current and charge termination voltage, which are programmed in TPS65090A. The optional values which can be programmed through the digital interface, can be found in *Electrical [Characteristics](#page-7-1)*. The actual temperature zones the charger operates in, can be read out from the charge status register CG_STATUS1.

Figure 38. JEITA Charging Profile

If the adapter current measured with a sense resistor between the pins ACN and ACP exceeds its programmed value or the adapter voltage measured at VACS drops below a certain level (typically 7 V, see *[Electrical](#page-7-1) [Characteristics](#page-7-1)*) the charge current is reduced automatically to avoid an overload condition of the AC adapter and an undervoltage condition for the system. The charge current is also reduced if the charger temperature measured in the IC is exceeding 100°C.

The charger indicates its current status of operation in two ways. One is the STAT output pin which can be used to drive an LED. The STAT pin can have three different states as described in [Table](#page-29-1) 1. To get details about the current state of charging the charging status register CG_STATUS1 can be read.

Table 1. Charger Status Pin STAT

A status change from charging suspended to charging active and back sets the interrupt CGACT and charging completed sets the interrupt CGCPL. Both interrupts can be masked. If not masked, they will trigger IRQ pin to go low when they are set.

7.3.5 DC-DC Converters

The built in DC-DC converters are completely integrated except the required passive components. To maintain high efficiency, they are implemented as synchronous step-down converters. At medium and heavy loads they are operating in a PWM mode. As soon as the inductor current gets discontinuous, which means that the output current gets lower than half of the inductor ripple current the converters enter Power Save Mode. In Power Save Mode the switching frequency decreases linearly with the load current maintaining high efficiency. The transition into and out of Power Save Mode happens within the entire regulation scheme and is seamless in both directions.

All DC-DC converters can be enabled using their ENx pins. If they should be enabled using the digital interface the enable pin function can be masked in the DCDCx_CTRL register. If masked enable only works by writing a 1 to the EN bit in the DCDCx_CTRL register.

As soon as the output voltage reaches 80% of the input voltage, the power good register bit for this converter is set to 1. If the output voltage drops below this threshold the power good bit is set back to 0.

The start-up of the converter is controlled by an internal soft-start to make sure the output voltage is built up smoothly and the inrush current during start-up is kept at minimum.

All converters are current limited. The current limit is controlling the maximum output current. If the current limit is controlling the converter its respective OLDCDCx interrupt bits are set to 1. The OLDCDCx interrupt bits can be masked. If not masked, they will trigger IRQ pin to go low when they are set.

To make sure that the output voltage of the DC-DC converters is decreasing fast to a safe low value a built in output auto-discharge function can be enabled using the ADENDCDC bit in the respective DCDCx_CTRL register. If enabled, the output capacitors are actively discharged as soon as the converter is disabled. While the converter is enabled, its output discharge circuit is off to save power.

7.3.6 Load Switches

Load switches are turned on using the digital control interface by writing 1 in the ENFETx bit of their load switch control register FETx CTRL. They cannot be enabled before DCDC1 and DCDC2 have been started and their output voltage is above their power good level. If DCDC1 or DCDC2 will be disabled, load switches will be immediately disabled as well and enabled if both DC-DC converters are enabled again.

After being turned on, the output voltage of the load switch is ramped up with a controlled slope (<1 V / μs) . The current limit is active during that time and does not allow the current to overshoot. This means the slope can be slower if controlled by the current limit.

After being turned on, a timer is started. If the timer terminates, the output voltage must have reached the input voltage. Otherwise, the load switch is turned off again expecting an overload condition. The minimum value of the timer is 200 μs. This timer is used as well if the load switch control limits the current. The timer can be extended through the digital control interface using 4 steps (max factor 16 up to 3 ms). If the load switch has been turned off by this safety timer, the load switch can only been turned on again by reprogramming its ENFETx bit to 1 again.

As soon as the output voltage reaches 80% of the input voltage, the power good register bit for this load switch is set to 1. If the output voltage drops below this threshold, the power good bit is set back to 0.

All load switches are current limited. The current limit is regulating the maximum output current. A temperature sensor can trigger the turnoff of the load switch as well. If the current limit is controlling the switch, their respective OLFETx interrupt bits are set to 1. The OLFETx interrupt bits can be masked. If not masked, they will trigger IRQ pin to go low when they are set.

To make sure that a voltage on the output of FET2 is not supplying its input while turned off, it is reverse-current protected. This feature is only available at FET2 to support controlling circuit blocks which can get power from an external source while the system is turned off, like HDMI.

Copyright © 2013–2015, Texas Instruments Incorporated *Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SLVSBO6B&partnum=TPS65090) Feedback* 31

Instruments

Texas

To make sure that the output voltage of the load switches is decreasing fast to a safe low value, a built-in output auto-discharge function can be enabled using the ADENFETx bit in the respective FETx_CTRL register. If enabled, the output capacitors are actively discharged as soon as the load switch is disabled. While the load switch is enabled, its output discharge circuit is off to save power.

7.3.7 ADC

Analog-to-digital conversion is controlled according to the flow chart shown in [Figure](#page-31-0) 39. After enabling the ADC, the channel which should be measured must be defined in the ADC control register. Analog-to-digital conversion is started by writing the start command in the ADC register. As soon as conversion is finished, ADEOC is set to 1 and the data is available in the ADOUT registers.

Figure 39. Analog-to-Digital Conversion

7.3.8 Protection

The device has 2 built-in undervoltage detectors. If the system voltage is not high enough to safely operate the DC-DC converters, they are shut down with the higher undervoltage threshold which also sets VSYSG high as soon as the system voltage has increased above this threshold. In this condition, the LDOs are still on to supply the internal control circuitry. If the system voltage further decreases and hits the second lower undervoltage threshold, the LDOs are turned off as well and the internal control circuit is disabled. The control circuit is reset and restarted if the supply voltage increases above the lower undervoltage threshold.

The device has a built-in temperature sensor which monitors the internal IC temperature. If the temperature exceeds the programmed threshold (see *Electrical [Characteristics](#page-7-1)*), the device stops operating. As soon as the IC temperature has decreased below the programmed threshold, it starts operating again. There is a built-in hysteresis to avoid unstable operation at IC temperatures at the overtemperature threshold.

7.3.9 Interrupts

The device monitors several internal states of power path, charger, DC-DC converters, and load switches. If any of those states changes, an interrupt can be asserted. By default, all states are masked, so any state which should generate an interrupt must be unmasked. If an unmasked state changes, it will generate an interrupt, which means the output impedance of the IRQ pin will go low, and if properly connected, the voltage will go low. What has caused the interrupt can be read out from the interrupt status registers IRQ1 and IRQ2. The interrupt will be cleared by writing a zero to the IRQ bit in the interrupt status register IRQ1. The content of the status registers are refreshed only after an interrupt has occurred.

7.4 Device Functional Modes

The TPS65090A is designed with two LDOs that have a fixed voltage and are 'always on'. It is also designed with two fixed-voltage converters. Using external feedback resistors, a third DC-DC converter can be programmed to any voltage within the range of 1 V to 5 V. The devices also has seven load switches (one system voltage switch, one 5-V switch, and five 3.3-V switches) that can be connected as needed by the end application.

7.5 Programming

7.5.1 I ²C Interface

¹²C is a 2-wire serial interface developed by NXP (formerly Philips Semiconductor) (see ¹²C-Bus Specification and user manual, Rev 4, 13 February 2012). The bus consists of a data line (SDA) and a clock line (SCL) with pullup structures. When the bus is idle, both SDA and SCL lines are pulled high. All the I²C compatible devices connect to the I ²C bus through open-drain I/O pins, SDA and SCL. A master device, usually a microcontroller or a digital signal processor, controls the bus. The master is responsible for generating the SCL signal and device addresses. The master also generates specific conditions that indicate the START and STOP of data transfer. A slave device receives and/or transmits data on the bus under control of the master device.

TPS6509x works as a slave and supports the following data transfer modes, as defined in the $I²C$ -Bus Specification: standard mode (100 kbps), fast-mode (400 kbps), and high-speed mode (up to 3.4 Mbps in write mode). The interface adds flexibility to the power supply solution, enabling most functions to be programmed to new values depending on the instantaneous application requirements. Register contents are loaded when voltage is applied to TPS6509x higher than the UVLO threshold. The I²C interface is running from an internal oscillator that is automatically enabled when there is an access to the interface.

The data transfer protocol for standard and fast modes is exactly the same, therefore, they are referred to as F/S-mode in this document. The protocol for high-speed mode is different from the F/S-mode, and it is referred to as H/S-mode.

The TPS6509x supports 7-bit addressing; 10-bit addressing and general call address are not supported. The default device address is set to *1001000*.The 2 LSB bits of the address are factory programmable. Contact TI about availability of different default device addresses.

All registers are set to their default value when the supply voltage is below the UVLO threshold.

7.5.1.1 F/S-Mode Protocol

The master initiates data transfer by generating a START condition. The START condition is when a high-to-low transition occurs on the SDA line while SCL is high, see [Figure](#page-33-0) 40. All I²C-compatible devices should recognize a START condition.

Programming (continued)

The master then generates the SCL pulses, and transmits the 7-bit address and the read/write direction bit R/W on the SDA line. During all transmissions, the master ensures that data is valid. A valid data condition requires the SDA line to be stable during the entire high period of the clock pulse, see [Figure](#page-33-1) 41. All devices recognize the address sent by the master and compare it to their internal fixed addresses. Only the slave device with a matching address generates an *acknowledge*, see [Figure](#page-34-0) 42, by pulling the SDA line low during the entire high period of the ninth SCL cycle. Upon detecting this acknowledge, the master knows that the communication link with a slave has been established.

The master generates further SCL cycles to either transmit data to the slave (R/W) bit = 0) or receive data from the slave (R/W bit = 1). In either case, the receiver must acknowledge the data sent by the transmitter. An acknowledge signal can either be generated by the master or by the slave, depending on which one is the receiver. 9-bit valid data sequences consisting of 8-bit data and 1-bit acknowledge can continue as long as necessary.

To signal the end of the data transfer, the master generates a STOP condition by pulling the SDA line from low to high while the SCL line is high, see [Figure](#page-33-0) 40. This releases the bus and stops the communication link with the addressed slave. All I²C compatible devices must recognize the STOP condition. Upon the receipt of a STOP condition, all devices know that the bus is released, and they wait for a START condition followed by a matching address

Attempting to read data from register addresses not listed in this section results in FFh being read out.

7.5.1.2 H/S-Mode Protocol

When the bus is idle, both SDA and SCL lines are pulled high by the pullup devices.

The master generates a start condition followed by a valid serial byte containing HS master code 00001XXX. This transmission is made in F/S-mode at no more than 400 Kbps. No device is allowed to acknowledge the HS master code, but all devices must recognize it and switch their internal setting to support 3.4-Mbps operation.

The master then generates a repeated START condition (a repeated START condition has the same timing as the START condition). After this repeated START condition, the protocol is the same as F/S-mode, except that transmission speeds up to 3.4 Mbps are allowed. A STOP condition ends the HS-mode and switches all the internal settings of the slave devices to support the F/S-mode. Instead of using a STOP condition, repeated START conditions are used to secure the bus in HS-mode.

Trying to read data from register addresses not listed in this section results in FFh being read out.

Figure 40. START and STOP Conditions

Figure 41. Bit Transfer on the I ²C-Bus

Programming (continued)

[TPS65090](http://www.ti.com/product/tps65090?qgpn=tps65090) SLVSBO6B –JANUARY 2013–REVISED JULY 2015 **www.ti.com**

Programming (continued)

Figure 45. I ²C Interface READ from in F/S Mode

7.6 Register Maps

Table 2. IRQ1 Register Address: 0x00

Table 3. IRQ2 Register Address: 0x01

[TPS65090](http://www.ti.com/product/tps65090?qgpn=tps65090) SLVSBO6B –JANUARY 2013–REVISED JULY 2015 **www.ti.com**

Texas
Instruments

Table 4. IRQ1MASK Register Address: 0x02

Table 5. IRQ2MASK Register Address: 0x03

Table 6. CG_CTRL0 Register Address: 0x04

Table 7. CG_CTRL1 Register Address: 0x05

[TPS65090](http://www.ti.com/product/tps65090?qgpn=tps65090) SLVSBO6B –JANUARY 2013–REVISED JULY 2015 **www.ti.com**

Texas
Instruments

Table 8. CG_CTRL2 Register Address: 0x06

Table 9. CG_CTRL3 Register Address: 0x07

Table 10. CG_CTRL4 Register Address: 0x08

Table 11. CG_CTRL5 Register Address: 0x09

[TPS65090](http://www.ti.com/product/tps65090?qgpn=tps65090) SLVSBO6B –JANUARY 2013–REVISED JULY 2015 **www.ti.com**

Texas
Instruments

Table 14. DCDC1_CTRL Register Address: 0x0C

Table 15. DCDC2_CTRL Register Address: 0x0D

[TPS65090](http://www.ti.com/product/tps65090?qgpn=tps65090) SLVSBO6B –JANUARY 2013–REVISED JULY 2015 **www.ti.com**

ISTRUMENTS

Texas

Table 16. DCDC3_CTRL Register Address: 0x0E

Table 17. FET1_CTRL Register Address: 0x0F

Table 18. FET2_CTRL Register Address: 0x10

Table 19. FET3_CTRL Register Address: 0x11

ADENFET3 Enable output auto-discharge of FET3 0: disabled 1: enabled ENFET3 Enable FET3 0: disabled 1: enabled

[TPS65090](http://www.ti.com/product/tps65090?qgpn=tps65090) SLVSBO6B –JANUARY 2013–REVISED JULY 2015 **www.ti.com**

Texas
Instruments

Table 20. FET4_CTRL Register Address: 0x12

Table 21. FET5_CTRL Register Address: 0x13

Table 22. FET6_CTRL Register Address: 0x14

Table 23. FET7_CTRL Register Address: 0x15

[TPS65090](http://www.ti.com/product/tps65090?qgpn=tps65090) SLVSBO6B –JANUARY 2013–REVISED JULY 2015 **www.ti.com**

ISTRUMENTS

FXAS

Table 24. AD_CTRL Register Address: 0x16

Table 25. AD_OUT1 Register Address: 0x17

Table 26. AD_OUT2 Register Address: 0x18

Table 27. SPARE2 Register Address: 0x1B

8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The TPS65090A front-end PMU integrated circuit is intended for systems powered by a 2- or 3-cell Li-Ion or Li-Polymer battery with a typical voltage from 6 V to 17 V. Additionally, any other voltage source with a typical output voltage from 6 V to 7 V can power systems where the TPS65090A is used.

8.2 Typical Applications

8.2.1 Front-End PMU Application

Figure 46. Front-End PMU Application Diagram

8.2.1.1 Design Requirements

For this design example, use the parameters listed in [Table](#page-48-3) 28 as the input parameters.

Table 28. Design Parameters

8.2.1.2 Detailed Design Procedure

8.2.1.2.1 Programming the Converter or Charger Output Voltage

Within the TPS65090A device, there are fixed and adjustable outputs. In the case where the voltage is adjustable, an external resistor divider is used to set the output voltage. The resistor divider must be connected between the output, the feedback pin and GND. When the output voltage is regulated properly, the voltage at the feedback pin will be in the range as defined in *Electrical [Characteristics](#page-7-1)*, that is, 800 mV for DCDC3 and 2.1 V for the charger. The feedback pin typically has 0.1 μA of leakage; to meet this current requirement and maintain the feedback voltage, TI recommends setting the feedback divider current by at least a factor of ten to one-hundred times that of the pin leakage. Using the feedback voltage of 2.1 V and 10 μ A (100 x 0.1 μ A), the resistor between the feedback pin and GND can be calculated to be less than 210 k Ω . This value for the resistor will provide sufficient current through the resistor divider at the typical feedback voltage. Selecting resistor values is a trade off between noise immunity and light load efficiency. The lower the resistor value, the higher the noise immunity; however, the more current through the resistor, the less efficient the converter is at light loads. Consider R1 is connected from the output of the inductor to the feedback pin and R2 from the feedback pin to ground. From the recommendations for R2, less than 210 kΩ, the value of the resistor connected between the output and feedback, R1, depending on the desired output voltage V_{OUT} , can be calculated using [Equation](#page-49-0) 1.

$$
R1 = R2 \cdot \left(\frac{V_{\text{OUT}}}{V_{\text{FB}}} - 1\right)
$$

(1)

[Table](#page-49-1) 29 contains recommended values for the feedback divider for the most common output voltages.

Table 29. Feedback Resistor Values for Common Converter Output Voltages

8.2.1.2.2 Programming Input DPM Current and Charge Current

Maximum input DPM current and charge current are defined by the values of the sense resistors used. The sense resistor value RS can be calculated using [Equation](#page-49-2) 2.

$$
RS = \frac{V_s}{I_s}
$$

(2)

 V_s is the differential voltage at the sense input pins. For input current DPM, it is the differential voltage between ACP and ACN, and for charge current regulation, between SRP and SRN. For the differential voltage, TI recommends a maximum value of 40 mV here. More details can be found in *Electrical [Characteristics](#page-7-1) - Power Path [Control](#page-7-1)*.

 $I_{\rm S}$ is the maximum current which must be controlled. For input current DPM, it is the maximum input current where charging is still allowed, and for charge current regulation, it is the maximum charge current.

8.2.1.2.3 Output Filter Design (Inductor and Output Capacitor)

The external components must fulfill the needs of the application, but also the stability criteria of the devices control loop. The is optimized to work within a range of L and C combinations. The LC output filter inductance and capacitance must be considered together, creating a double pole, responsible for the corner frequency of the converter.

8.2.1.2.4 Inductor Selection

At the L pins of the DC-DC converters and the charger, connecting an inductor is required.

At the DC-DC converters, TI recommends using a 2.2-μH inductor with an appropriate current rating for the application. The derated inductance at high currents should not drop lower than 1 μ H.

At the charger, TI recommends using a 2.2-μH inductor for fast-charge currents of 3 A and above. For lower fast charge currents, 3.3 μH can be used. The current rating of the inductor must be suitable for the maximum fastcharge current required in the application.

The inductor value affects its peak-to-peak ripple current, the PWM-to-PSM transition point, the output voltage ripple, and the efficiency. The selected inductor must be rated for its DC resistance and saturation current. The inductor ripple current decreases with higher inductance and increases with higher V_{IN} or V_{OUT} .

To properly configure the converter, an inductor must be connected between pin L the output capacitors. To estimate the inductance value, [Equation](#page-50-0) 3 can be used.

$$
L = (V_{IN} - V_{OUT}) \times 0.5 \times \frac{\mu s}{A}
$$
 (3)

In [Equation](#page-50-0) 3, the minimum inductance value, L, is calculated. V_{IN} is the minimum input voltage. As an example, a suitable inductor for generating 1.35 V from a two-cell Li-Ion battery is 2.2 μH.

With the chosen inductance value, the peak current for the inductor in steady state operation can be calculated. [Equation](#page-50-1) 4 shows how to calculate the peak current I_{MAX} in step-down mode operation.

$$
L = (V_{IN} - V_{OUT}) \times 0.5 \times \frac{\mu s}{A}
$$
\n(3)
\nquation 3, the minimum inductance value, *L*, is calculated. V_{IN} is the minimum input voltage. As an example,
\nitable inductor for generating 1.35 V from a two-cell Li-Ion battery is 2.2 µH.
\nthe chosen inductance value, the peak current for the inductor in steady state operation can be calculated.
\n
$$
I_{MAX} = \frac{I_{OUT}}{0.8} + \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{2 \times V_{IN} \times f \times L}
$$
\n(4)

In the equation, f is the minimum switching frequency, which typically is in the range of 1 MHz. V_{IN} is the minimum input voltage. The critical current value for selecting the right inductor is the value of *IMAX* . Consideration must be given to the load transients and error conditions that can cause higher inductor currents. This must be taken into consideration when selecting an appropriate inductor.

In DC-DC converter applications, the efficiency is essentially affected by the inductor AC resistance (that is, quality factor) and by the inductor DCR value. To achieve high-efficiency operation, care must be taken in selecting inductors featuring a quality factor greater than 25 at the switching frequency. Increasing the inductor value produces lower RMS currents, but degrades transient response. For a given physical inductor size, increased inductance usually results in an inductor with lower saturation current.

The following inductor types from different suppliers have been used with TPS65090 converters:

VENDOR	INDUCTOR SERIES
Coilcraft	XAL4020-222, XAL5030-222
Cyntec	PILE061E-2R2MS-11
Toko	FDV0530-2R2M
Wurth Elektronik	WE 74437324022

Table 31. List of Inductors

8.2.1.2.5 Capacitor Selection

8.2.1.2.5.1 Input Capacitor

Because of the nature of the switching converter and charger with a pulsating input current, a low ESR input capacitor is required for best input voltage filtering and minimizing the interference with other circuits caused by high input voltage spikes. For most applications, TI recommends a ceramic capacitor of at least 10-µF. The voltage rating and DC bias characteristic of ceramic capacitors must be considered. The input capacitor can be increased without any limit for better input voltage filtering. TI recommends a ceramic capacitor placed as close as possible to the respective VSYS and PGND pins of the IC.

8.2.1.2.5.2 DC-DC Converter and Charger Bootstrap Capacitors

To make sure that the internal high side gate drivers are supplied with a stable low noise supply voltage, a capacitor must be connected between the CBx pins and the respective Lx pins.

TI recommends using a ceramic capacitor with a value of 4700 pF. The value of this capacitor should not be lower than 2200 pF or higher than 0.01 μF. For testing, a 4700-pF, size 0402, 6.3-V capacitor was used.

Texas **INSTRUMENTS**

8.2.1.2.5.3 DC-DC Converter and Charger Output Capacitors

TI recommends ceramic capacitors with low ESR values that provide the lowest output voltage ripple. The output capacitor requires either an X7R or X5R dielectric. Y5V and Z5U dielectric capacitors, aside from their wide variation in capacitance overtemperature, become resistive at high frequencies.

At light load currents, the converter operates in power save mode and the output voltage ripple is dependent on the output capacitor value and the PFM peak inductor current. Higher output capacitor values minimize the voltage ripple in PFM Mode and tighten DC output accuracy in PFM Mode. To achieve specified regulation performance and low output voltage ripple, the DC-bias characteristic of ceramic capacitors must be considered. The effective capacitance of ceramic capacitors drops with increasing DC - bias voltage.

For the output capacitors of the DC-DC converters and the charger, TI recommends the use of small ceramic capacitors placed as close as possible to the output pins and the respective PGND pins of the IC. If, for any reason, the application requires the use of large capacitors which cannot be placed close to the IC, use a smaller ceramic capacitor in parallel to the large capacitor. The small capacitor should be placed as close as possible to the output pins and the respective PGND pins of the IC.

At the DC-DC converters, TI recommends the capacitance close to the IC to be close to 22 μF. It should not be lower than 10 μF or higher than 47 μF.

At the charger, TI recommends a 22-μF capacitance.

To get an estimate of the recommended minimum output capacitance, [Equation](#page-51-0) 5 can be used.

$$
C_{\text{OUT}} \ge \frac{22 \cdot \mu \text{F} \cdot \mu \text{H}}{\text{L}} \tag{5}
$$

A capacitor with a value in the range of or higher than the calculated minimum should be used. This is required to maintain control loop stability.

8.2.1.2.5.4 LDO Output Capacitors

To achieve stable and accurate output voltage regulation of the LDO's, a small ceramic capacitor is required at their outputs. TI recommends using at least 2.2 μF.

8.2.1.2.5.5 Load Switches Output Capacitors

The maximum expected output capacitance at the load switches is 47 μF. Any lower value can be used.

8.2.1.2.6 Charger Battery Temperature Sensing

To measure the battery cell temperature, resistors with temperature dependent resistance (NTC) must be placed close to the cells which must be measured. The device supports using two independent measuring points with its TS1 and TS2 input pins. The temperature sense resistor and the linearizing resistor network must be the same. If only one temperature sense resistor is used, the sense resistor network must be connected to TS1 and TS2.

As a default, the internal circuit is optimized to work with a 10-kΩ NTC resistor with a temperature characteristic described with a B value in the range of 3450 with one resistor in parallel and one resistor in series for linearization and to define the resistor-divider connected to VREFT, TSx and AGND. A possible default example would be NTCS0805E3103FLT from Vishay in parallel with a 6.8-kΩ resistor and a 2.2-kΩ resistor in series.

8.2.1.2.7 Reverse Voltage Protection

To protect the design against reverse voltage at the AC adapter input, additional external components are required. The pins VAC, VACS and the input path switches are exposed to the negative voltage and need some protection.

To protect the VAC pin, TI recommends using a small signal diode between the adapter input and the VAC pin.

Protecting VACS can be done either by connecting this pin to the protected VAC with the tradeoff of losing accuracy or connecting VACS to the adapter input with a 10-kΩ resistor.

To make sure that the AC switches are not turned on with the reverse voltage at the AC adapter input, a small signal N-channel FET can be used to short the voltage at ACG to ACS. The source of this FET must be connected to ACS, the drain to ACG. The gate must be connected to the AC adapter input GND either direct, or if the maximum gate voltage rating does not match the maximum input voltage, with a resistor-divider between AC adapter input GND and ACS. An example for the small signal FET would be BSS138W-7-F. To protect the ACS and the ACG pin resistors with values in the range of 4.7 kΩ or higher between the pins and the gate and source pins of the AC FET's must be used.

An example for this additional reverse protection circuit can be found in the *TPS65090EVM User's Guide*, [SLVU778.](http://www.ti.com/lit/pdf/SLVU778)

8.2.1.2.8 AC Switches

The AC adapter protection switches are recommended as CSD17304Q3: MOSFET, NChan, 30 V, 56 A, 9.8 mΩ.

8.2.1.2.9 Battery Switches

The battery switches are recommended as CSD25401Q3: MOSFET, PChan, –20 V, 60 A, 8.7 mΩ.

8.2.1.3 Application Curves

SLVSBO6B –JANUARY 2013–REVISED JULY 2015 **www.ti.com**

www.ti.com SLVSBO6B –JANUARY 2013–REVISED JULY 2015

8.2.2 DC-DC Converters

Table 33. List of Components - DCDC2

Table 34. List of Components - DCDC3

[TPS65090](http://www.ti.com/product/tps65090?qgpn=tps65090) SLVSBO6B –JANUARY 2013–REVISED JULY 2015 **www.ti.com**

NSTRUMENTS

Texas

8.2.3 Charger

Figure 70. Charger Circuit Drawing

Table 35. List of Components - Charger

9 Power Supply Recommendations

The TPS65090A device integrates a power path management system that automatically switches power to the load from either an AC adapter or from battery power. The voltage range for the AC adapter should fall within the 6 V to 17 V range. Battery power can be provided by either a dual or triple Li-Ion or Li-Polymer cell battery pack. On power up, the battery pack is connected to the load by default. However, if a valid voltage is detected on the VACS pin and the voltage on the VAC pin is higher than the battery voltage, the battery is disconnected and the AC adapter is connected to the load through the external power path switches.

10 Layout

10.1 Layout Guidelines

For all switching power supplies, the layout is an important step in the design, especially at high peak currents and high switching frequencies. If the layout is not carefully done, the regulator could show stability problems as well as EMI problems. Therefore, use wide and short traces for the main current path and for the power ground tracks. The input capacitor, output capacitor, and the inductor should be placed as close as possible to the IC. Use a common ground node for power ground and a different one for control ground to minimize the effects of ground noise. Connect these ground nodes at any place close to one of the ground pins of the IC.

The feedback divider should be placed as close as possible to the control ground pin of the IC. To lay out the control ground, TI recommends short traces, as well as separation from the power ground traces. This avoids ground shift problems, which can occur due to superimposition of power ground current and control ground current.

A complete layout example can be found in the *TPS65090EVM User's Guide* ([SLVU778](http://www.ti.com/lit/pdf/SLVU778)).

SLVSBO6B –JANUARY 2013–REVISED JULY 2015 **www.ti.com**

Texas **INSTRUMENTS**

10.2 Layout Example

Figure 71. DCDC1 Layout Example

10.3 Thermal Considerations

Implementation of integrated circuits in low-profile and fine-pitch surface-mount packages typically requires special attention to power dissipation. Many system-dependent issues such as thermal coupling, airflow, added heat sinks and convection surfaces, and the presence of other heat-generating components affect the power dissipation limits of a given component.

Three basic approaches for enhancing thermal performance are listed below.

- Improving the power dissipation capability of the PCB design.
- Improving the thermal coupling of the component to the PCB by soldering the PowerPAD.
- Introducing airflow in the system.

For more details on how to use the thermal parameters in the dissipation ratings table, see the *Thermal Characteristics Application Note* [\(SZZA017\)](http://www.ti.com/lit/pdf/SZZA017) and the *IC Package Thermal Metrics Application Note* [\(SPRA953\).](http://www.ti.com/lit/pdf/SPRA953)

EXAS **ISTRUMENTS**

11 Device and Documentation Support

11.1 Device Support

11.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

11.2 Documentation Support

11.2.1 Related Documentation

For related documentation, see the following:

- *Thermal Characteristics Application Note*, [SZZA017](http://www.ti.com/lit/pdf/SZZA017)
- *IC Package Thermal Metrics Application Note*, [SPRA953](http://www.ti.com/lit/pdf/SPRA953)
- *TPS65090EVM User's Guide*, [SLVU778](http://www.ti.com/lit/pdf/SLVU778)

11.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms](http://www.ti.com/corp/docs/legal/termsofuse.shtml) of [Use.](http://www.ti.com/corp/docs/legal/termsofuse.shtml)

TI E2E™ Online [Community](http://e2e.ti.com) *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design [Support](http://support.ti.com/) *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.4 Trademarks

PowerPAD, E2E are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

11.5 Electrostatic Discharge Caution

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.6 Glossary

[SLYZ022](http://www.ti.com/lit/pdf/SLYZ022) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 6-Feb-2020

PACKAGING INFORMATION

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices mav have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE OPTION ADDENDUM

PACKAGE MATERIALS INFORMATION

Texas
Instruments

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

TEXAS
INSTRUMENTS

PACKAGE MATERIALS INFORMATION

www.ti.com 16-Jun-2015

*All dimensions are nominal

MECHANICAL DATA

All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994. A.

- This drawing is subject to change without notice. **B.**
- C_{\cdot} Quad Flatpack, No-leads (QFN) staggered multi-row package configuration.
- Δ Pin A1 identifiers are located on both top and bottom of the package and within the zone indicated.
	- The Pin A1 identifiers are either a molded, marked, or metal feature.
- E. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- F. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.

RVN (S-PVQFN-N100)

PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale ([www.ti.com/legal/termsofsale.html\)](http://www.ti.com/legal/termsofsale.html) or other applicable terms available either on [ti.com](http://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated