

SCDS164D-MAY 2004-REVISED JUNE 2009


## QUAD SPDT WIDE-BANDWIDTH VIDEO SWITCH WITH LOW ON-STATE RESISTANCE

### **FEATURES**

- Low Differential Gain and Phase (D<sub>G</sub> = 0.64%, D<sub>P</sub> = 0.1 Degrees Typ)
- Wide Bandwidth (BW = 300 MHz Min)
- Low Crosstalk (X<sub>TALK</sub> = -63 dB Typ)
- Low Power Consumption (I<sub>CC</sub> = 3 μA Max)
- Bidirectional Data Flow With Near-Zero
  Propagation Delay
- Low ON-State Resistance (r<sub>on</sub> = 3 Ω Typ)
- V<sub>CC</sub> Operating Range From 4.5 V to 5.5 V
- I<sub>off</sub> Supports Partial-Power-Down Mode Operation
- Data and Control Inputs Provide Undershoot Clamp Diode
- Control Inputs Can Be Driven by TTL or 5-V/3.3-V CMOS Outputs
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Performance Tested Per JESD 22
  - 1000-V Charged-Device Model (C101)
- Suitable for Both RGB and Composite-Video Switching

(TOP VIEW)							
L		υ	L				
IN [	1	<b>1</b> 6	V <sub>CC</sub>				
S1 <sub>A</sub> [	2	15	] V <sub>CC</sub> ] <u>EN</u>				
S2 <sub>A</sub> [	3	14	] S1 <sub>D</sub>				
D <sub>A</sub> [	4	13	] S2 <sub>D</sub>				
S1 <sub>B</sub> [	5	12	D <sub>D</sub>				
S2 <sub>B</sub> [	6	11	] S1 <sub>C</sub>				
D <sub>B</sub> [	7	10	] S2 <sub>C</sub>				
GND [	8	9	D <sub>C</sub>				
	_						

D. DBQ. OR PW PACKAGE



### **DESCRIPTION/ORDERING INFORMATION**

The TS5V330 video switch is a 4-bit 1-of-2 multiplexer/demultiplexer with a single switch-enable ( $\overline{EN}$ ) input. When  $\overline{EN}$  is low, the switch is enabled and the D port is connected to the S port. When  $\overline{EN}$  is high, the switch is disabled and the high-impedance state exists between the D and S ports. The select (IN) input controls the data path of the multiplexer/demultiplexer.

Low differential gain and phase make this switch ideal for composite and RGB video applications. This device has wide bandwidth and low crosstalk, making it suitable for high-frequency applications as well.

This device is fully specified for partial-power-down applications using  $I_{off}$ . The  $I_{off}$  feature ensures that damaging current will not backflow through the device when it is powered down. This switch maintains isolation during power off.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

### SCDS164D-MAY 2004-REVISED JUNE 2009

#### **ORDERING INFORMATION**

T <sub>A</sub>	PACKAGE <sup>(1)</sup>		ORDERABLE PART NUMBER	TOP-SIDE MARKING
	QFN – RGY	Tape and reel	TS5V330RGYR	TE330
–40°C to 85°C	SOIC – D	Tube	TS5V330D	- TS5V330
	3010 - 0	Tape and reel	TS5V330DR	1357350
	SSOP (QSOP) – DBQ	Tape and reel	TS5V330DBQR	TE330
		Tube	TS5V330PW	TEDDO
	TSSOP – PW	Tape and reel	TS5V330PWR	- TE330

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

## **DESCRIPTION/ORDERING INFORMATION (CONTINUED)**

To ensure the high-impedance state during power up or power down,  $\overline{EN}$  should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

INP	UTS	INPUT/OUTPUT	FUNCTION
EN	IN	D	FUNCTION
L	L	S1	D port = S1 port
L	н	S2	D port = S2 port
н	Х	Z	Disconnect

#### **FUNCTION TABLE**

#### **PIN DESCRIPTION**

PIN	DESCRIPTION
S1, S2	Analog video I/Os
D	Analog video I/Os
IN	Select input
EN	Switch-enable input


SCDS164D-MAY 2004-REVISED JUNE 2009

www.ti.com

Texas Instruments

### PARAMETER DEFINITIONS

PARAMETER	DESCRIPTION
r <sub>on</sub>	Resistance between the D and S ports, with the switch in the ON state
I <sub>OZ</sub>	Output leakage current measured at the D and S ports, with the switch in the OFF state
I <sub>OS</sub>	Short-circuit current measured at the I/O pins
V <sub>IN</sub>	Voltage at IN
V <sub>EN</sub>	Voltage at EN
C <sub>IN</sub>	Capacitance at the control (EN, IN) inputs
C <sub>OFF</sub>	Capacitance at the analog I/O port when the switch is OFF
C <sub>ON</sub>	Capacitance at the analog I/O port when the switch is ON
V <sub>IH</sub>	Minimum input voltage for logic high for the control (EN, IN) inputs
V <sub>IL</sub>	Minimum input voltage for logic low for the control (EN, IN) inputs
V <sub>hys</sub>	Hysteresis voltage at the control (EN, IN) inputs
V <sub>IK</sub>	I/O and control (EN, IN) inputs diode clamp voltage
VI	Voltage applied to the D or S pins when D or S is the switch input
Vo	Voltage applied to the D or S pins when D or S is the switch output
I <sub>IH</sub>	Input high leakage current of the control (EN, IN) inputs
IIL	Input low leakage current of the control (EN, IN) inputs
l <sub>l</sub>	Current into the D or S pins when D or S is the switch input
Ι <sub>Ο</sub>	Current into the D or S pins when D or S is the switch output
I <sub>off</sub>	Output leakage current measured at the D or S ports, with $V_{CC} = 0$
t <sub>ON</sub>	Propagation delay measured between 50% of the digital input to 90% of the analog output when switch is turned ON
t <sub>OFF</sub>	Propagation delay measured between 50% of the digital input to 90% of the analog output when switch is turned OFF
BW	Frequency response of the switch in the ON state measured at -3 dB
X <sub>TALK</sub>	Unwanted signal coupled from channel to channel. Measured in $-dB$ . $X_{TALK} = 20 \log V_O/V_I$ . This is a nonadjacent crosstalk.
O <sub>IRR</sub>	Off isolation is the resistance (measured in –dB) between the input and output with the switch OFF.
$D_{G}$	Magnitude variation between analog input and output pins when the switch is ON and the dc offset of composite-video signal varies at the analog input pin. In the NTSC standard, the frequency of the video signal is 3.58 MHz, and dc offset is from 0 to 0.714 V.
D <sub>P</sub>	Phase variation between analog input and output pins when the switch is ON and the dc offset of composite-video signal varies at the analog input pin. In the NTSC standard, the frequency of the video signal is 3.58 MHz, and dc offset is from 0 to 0.714 V.
I <sub>CC</sub>	Static power-supply current
I <sub>CCD</sub>	Variation of $I_{CC}$ for a change in frequency in the control ( $\overline{EN}$ , IN) inputs
ΔI <sub>CC</sub>	This is the increase in supply current for each control input that is at the specified voltage level, rather than V <sub>CC</sub> or GND.



## FUNCTIONAL DIAGRAM (POSITIVE LOGIC)

### Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
$V_{CC}$	Supply voltage range		-0.5	7	V
V <sub>IN</sub>	Control input voltage range <sup>(2)(3)</sup>			7	V
V <sub>I/O</sub>	Switch I/O voltage range <sup>(2)(3)(4)</sup>			7	V
I <sub>IK</sub>	Control input clamp current	V <sub>IN</sub> < 0		-50	mA
I <sub>I/OK</sub>	I/O port clamp current	V <sub>I/O</sub> < 0		-50	mA
I <sub>I/O</sub>	ON-state switch current <sup>(5)</sup>		±128	mA	
	Continuous current through V <sub>CC</sub> or GND			±100	mA
		D package <sup>(6)</sup>		73	
0		DBQ package <sup>(6)</sup>		90	
$\theta_{JA}$	Package thermal impedance	PW package <sup>(6)</sup>		108	°C/W
		RGY package <sup>(7)</sup>		39	
T <sub>stg</sub>	Storage temperature range		-65	150	°C

Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings (1) only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

All voltages are with respect to ground, unless otherwise specified. (2)

The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed. (3)

 $V_I$  and  $V_O$  are used to denote specific conditions for  $V_{I/O}$ . (4)

(5)

 $I_l$  and  $I_O$  are used to denote specific conditions for  $I_{I/O}$ . The package thermal impedance is calculated in accordance with JESD 51-7. (6)

(7) The package thermal impedance is calculated in accordance with JESD 51-5.

#### SCDS164D-MAY 2004-REVISED JUNE 2009

### Recommended Operating Conditions<sup>(1)</sup>

		MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range	4	5.5	V
V <sub>IH</sub>	High-level control input voltage range (EN, IN)	2	5.5	V
V <sub>IL</sub>	Low-level control input voltage range (EN, IN)	0	0.8	V
V <sub>ANALOG</sub>	Analog I/O voltage range	0	Vcc	V
T <sub>A</sub>	Operating free-air temperature range	-40	85	°C

All unused control inputs of the device must be held at  $V_{CC}$  or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004. (1)

### **Electrical Characteristics**

over recommended operating free-air temperature range,  $V_{CC} = 5 \text{ V} \pm 10\%$  (unless otherwise noted)

PARA	AMETER		TE	ST CONDITIONS <sup>(1)</sup>		MIN	TYP <sup>(2)</sup>	MAX	UNIT
V <sub>IK</sub>	EN, IN	$V_{CC} = 4.5 V,$	I <sub>IN</sub> = -18 mA					-1.8	V
$V_{\rm hys}$	EN, IN						150		mV
I <sub>IH</sub>	EN, IN	$V_{CC} = 5.5 V,$	$V_{\text{IN}}$ and $V_{\text{EN}}$ = $V_{\text{CC}}$					±1	μA
IIL	EN, IN	$V_{CC} = 5.5 V$ ,	$V_{IN}$ and $V_{EN} = GND$					±1	μA
$I_{OZ}^{(3)}$		$V_{CC} = 5.5 V$ ,	$V_0 = 0$ to 5.5 V,	$V_{I} = 0,$	Switch OFF			±1	μA
$I_{OS}^{(4)}$		$V_{CC} = 5.5 V,$	$V_{O} = 0.5 V_{CC,}$	V <sub>1</sub> = 0,	Switch ON	50			mA
I <sub>off</sub>		$V_{CC} = 0 V$ ,	$V_0 = 0$ to 5.5 V,	V <sub>1</sub> = 0				1	μA
I <sub>CC</sub>		$V_{CC} = 5.5 V,$	$I_{I/O} = 0,$	Switch ON or OFF				3	μA
ΔI <sub>CC</sub>	EN, IN	$V_{CC} = 5.5 V$ ,	One input at 3.4 V,	Other inputs at $V_{CC}$	or GND			2.5	mA
I <sub>CCD</sub>		$V_{EN} = GND, V$	<sub>CC</sub> = 5.5 V, D and S p	orts open, V <sub>IN</sub> input s	switching 50% duty cycle			0.25	mA/MHz
C <sub>IN</sub>	ĒN, IN	$V_{IN} \text{ of } V_{EN} = 0$ f = 1 MHz	3				3.5		pF
0	D port	V 0	£ 1 MIL		Switch OFF		6		<b>۳</b> ۲
C <sub>OFF</sub>	S port	$V_{I} = 0,$	f = 1 MHz,	Outputs open,	Switch OFF		4		pF
C <sub>ON</sub>		$V_I = 0,$	f = 1 MHz,	Outputs open,	Switch ON		14		pF
r <sub>on</sub> <sup>(5)</sup>		V <sub>CC</sub> = 4.5 V	$V_I = 1 V,$	I <sub>O</sub> = 13 mA,	R <sub>L</sub> = 75 Ω		3	7	Ω
on `		$v_{CC} = 4.5 V$	V <sub>1</sub> = 2 V,	I <sub>O</sub> = 26 mA,	R <sub>L</sub> = 75 Ω		7	10	12

(1)

 $V_{\rm I}, V_{\rm O}, I_{\rm I},$  and  $I_{\rm O}$  refer to I/O pins. All typical values are at  $V_{CC}$  = 5 V (unless otherwise noted),  $T_{\rm A}$  = 25°C. For I/O ports,  $I_{OZ}$  includes the input leakage current. (2)

(3)

(4)

The I<sub>OS</sub> test is applicable to only one ON channel at a time. The duration of this test is less than 1 s. Measured by the voltage drop between the D and S terminals at the indicated current through the switch. ON-state resistance is (5) determined by the lower of the voltages of the two (D or S) terminals.

SCDS164D-MAY 2004-REVISED JUNE 2009

### **Switching Characteristics**

over recommended operating free-air temperature range,  $V_{CC} = 5 \text{ V} \pm 10\%$ ,  $R_L = 75 \Omega$ ,  $C_L = 20 \text{ pF}$  (unless otherwise noted) (see Figure 5)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	ТҮР	MAX	UNIT
t <sub>ON</sub>	S	D		2.5	6	ns
t <sub>OFF</sub>	S	D		1.1	6	ns

### **Dynamic Characteristics**

over recommended operating free-air temperature range,  $V_{CC}$  = 5 V ± 10% (unless otherwise noted)

PARAMETER		TEST CONDITIONS			MIN TYP <sup>(1</sup>	) MAX	UNIT
D <sub>G</sub> <sup>(2)</sup>	$R_L = 150 \ \Omega,$	f = 3.58 MHz,	See Figure 6		0.64	ļ.	%
D <sub>P</sub> <sup>(2)</sup>	R <sub>L</sub> = 150 Ω,	f = 3.58 MHz,	See Figure 6		0.1		Deg
BW	$R_L = 150 \Omega$ ,	See Figure 7			300		MHz
X <sub>TALK</sub>	$R_L = 150 \Omega$ ,	f = 10 MHz,	RIN = 10 Ω,	See Figure 8	-63	3	dB
O <sub>IRR</sub>	$R_L = 150 \ \Omega,$	f = 10 MHz,	See Figure 9		-60	)	dB



SCDS164D-MAY 2004-REVISED JUNE 2009

### **OPERATING CHARACTERISTICS**





Figure 1. Gain/Phase vs Frequency



▲ Differential Gain at 0.714, -0.63%









Figure 3. Off Isolation vs Frequency









SCDS164D-MAY 2004-REVISED JUNE 2009

### PARAMETER MEASUREMENT INFORMATION



TEST	V <sub>CC</sub>	RL	CL	V <sub>S1</sub>	V <sub>S2</sub>
t <sub>ON</sub>	$\begin{array}{c} 5 \text{ V} \pm 0.5 \text{ V} \\ 5 \text{ V} \pm 0.5 \text{ V} \end{array}$	75 75	20 20	GND 3 V	3 V GND
toff	$\begin{array}{c} \textbf{5 V} \pm \textbf{0.5 V} \\ \textbf{5 V} \pm \textbf{0.5 V} \\ \end{array}$	75 75	20 20	GND 3 V	3 V GND



NOTES: A. CL includes probe and jig capacitance.


B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>r</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$  2.5 ns.

C. The outputs are measured one at a time, with one transition per measurement.

#### Figure 5. Test Circuit and Voltage Waveforms

SCDS164D-MAY 2004-REVISED JUNE 2009

### PARAMETER MEASUREMENT INFORMATION



NOTE A: For additional information on measurement method, refer to the TI application report, *Measuring Differential Gain and Phase*, literature number SLOA040.

### Figure 6. Test Circuit for Differential Gain/Phase Measurement

Differential gain and phase are measured at the output of the ON channel. For example, when  $V_{IN} = 0$ ,  $V_{EN} = 0$ , and DA is the input, the output is measured at S1<sub>A</sub>.

### HP8753ES Setup

Average = 20 RBW = 300 Hz ST = 1.381 s P1 = -7 dBM	
$P_1 = -7 \text{ dBIVI}$	
CW frequency = 3.58 MHz	


### Sawtooth Waveform Generator Setup

$V_{BIAS} = 0$ to 1 V	
Frequency = 0.905 Hz	



SCDS164D-MAY 2004-REVISED JUNE 2009

### PARAMETER MEASUREMENT INFORMATION



#### Figure 7. Test Circuit for Frequency Response (BW)

Frequency response is measured at the output of the ON channel. For example, when  $V_{IN} = 0$ ,  $V_{EN} = 0$ , and  $D_A$  is the input, the output is measured at S1<sub>A</sub>. All unused analog I/O ports are left open.


### HP8753ES Setup



TEXAS INSTRUMENTS

www.ti.com

#### SCDS164D-MAY 2004-REVISED JUNE 2009



### PARAMETER MEASUREMENT INFORMATION

(1) A 50- $\Omega$  termination resistor is needed for the network analyzer.

#### Figure 8. Test Circuit for Crosstalk (X<sub>TALK</sub>)

Crosstalk is measured at the output of the nonadjacent ON channel. For example, when  $V_{IN} = 0$ ,  $V_{EN} = 0$ , and  $D_A$  is the input, the output is measured at S1<sub>B</sub>. All unused analog input (D) ports and output (S) ports are connected to GND through 10- $\Omega$  and 50- $\Omega$  pulldown resistors, respectively.


### HP8753ES Setup

Average = 4 RBW = 3 kHz	
$V_{BIAS} = 0.35 V$	
ST = 2 s	
P1 = 0  dBM	



SCDS164D-MAY 2004-REVISED JUNE 2009

### www.ti.com



PARAMETER MEASUREMENT INFORMATION

(1) A 50- $\Omega$  termination resistor is needed for the network analyzer.

### Figure 9. Test Circuit for Off Isolation (O<sub>IRR</sub>)

Off isolation is measured at the output of the OFF channel. For example, when  $V_{IN} = V_{CC}$ ,  $V_{EN} = 0$ , and  $D_A$  is the input, the output is measured at S1<sub>A</sub>. All unused analog input (D) ports are left open, and output (S) ports are connected to GND through 50- $\Omega$  pulldown resistors.

### HP8753ES Setup

Average = 4 RBW = 3 kHz	
V <sub>BIAS</sub> = 0.35 V ST = 2 s	
P1 = 0 dBM	



6-Feb-2020

## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TS5V330D	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TS5V330	Samples
TS5V330DBQR	ACTIVE	SSOP	DBQ	16	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TE330	Samples
TS5V330DBQRG4	ACTIVE	SSOP	DBQ	16	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TE330	Samples
TS5V330DR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TS5V330	Samples
TS5V330PW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TE330	Samples
TS5V330PWG4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TE330	Samples
TS5V330PWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TE330	Samples
TS5V330RGYR	ACTIVE	VQFN	RGY	16	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TE330	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW**: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



## PACKAGE OPTION ADDENDUM

6-Feb-2020

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## **PACKAGE MATERIALS INFORMATION**

www.ti.com

Texas Instruments

### **TAPE AND REEL INFORMATION**





### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TS5V330DBQR	SSOP	DBQ	16	2500	330.0	12.5	6.4	5.2	2.1	8.0	12.0	Q1
TS5V330DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
TS5V330PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TS5V330RGYR	VQFN	RGY	16	3000	330.0	12.4	3.8	4.3	1.5	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

## PACKAGE MATERIALS INFORMATION

18-Oct-2016



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TS5V330DBQR	SSOP	DBQ	16	2500	340.5	338.1	20.6
TS5V330DR	SOIC	D	16	2500	333.2	345.9	28.6
TS5V330PWR	TSSOP	PW	16	2000	367.0	367.0	35.0
TS5V330RGYR	VQFN	RGY	16	3000	367.0	367.0	35.0

D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



4211283-4/E 08/12

# D (R-PDSO-G16) PLASTIC SMALL OUTLINE Stencil Openings (Note D) Example Board Layout (Note C) –16x0,55 -14x1,27 -14x1,27 16x1,50 5,40 5.40 Example Non Soldermask Defined Pad Example Pad Geometry (See Note C) 0,60 .55 Example 1. Solder Mask Opening (See Note E) -0,07 All Around

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



# **PW0016A**



# **PACKAGE OUTLINE**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



# PW0016A

# **EXAMPLE BOARD LAYOUT**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# PW0016A

# **EXAMPLE STENCIL DESIGN**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



<sup>8.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

# **GENERIC PACKAGE VIEW**

## SSOP - 1.75 mm max height

SHRINK SMALL-OUTLINE PACKAGE



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



# **DBQ0016A**



# **PACKAGE OUTLINE**

## SSOP - 1.75 mm max height

SHRINK SMALL-OUTLINE PACKAGE



NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 inch, per side.
- This dimension does not include interlead flash.
  Reference JEDEC registration MO-137, variation AB.



# DBQ0016A

# **EXAMPLE BOARD LAYOUT**

## SSOP - 1.75 mm max height

SHRINK SMALL-OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# DBQ0016A

# **EXAMPLE STENCIL DESIGN**

## SSOP - 1.75 mm max height

SHRINK SMALL-OUTLINE PACKAGE



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



## **MECHANICAL DATA**



D. The package thermal pad must be soldered to the board for thermal and mechanical performance.

- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- earrow Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated.
- The Pin 1 identifiers are either a molded, marked, or metal feature.
- G. Package complies to JEDEC MO-241 variation BA.



## RGY (R-PVQFN-N16)

## PLASTIC QUAD FLATPACK NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



#### NOTE: All linear dimensions are in millimeters





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.

D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>.

- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated