


## Cap-Free, NMOS, 400mA Low-Dropout Regulator with Reverse Current Protection

Check for Samples: TPS73601-Q1, TPS73625-Q1, TPS73633-Q1

#### **FEATURES**

- **Qualified for Automotive Applications**
- Stable with No Output Capacitor or Any Value or Type of Capacitor
- Input Voltage Range of 1.7V to 5.5V
- Ultra-Low Dropout Voltage: 75mV typ
- **Excellent Load Transient Response—with or** without Optional Output Capacitor
- **New NMOS Topology Delivers Low Reverse Leakage Current**
- Low Noise:  $30\mu V_{RMS}$  typ (10Hz to 100kHz)
- 0.5% Initial Accuracy
- 1% Overall Accuracy Over Line, Load, and **Temperature**
- Less Than  $1\mu$ A max  $I_Q$  in Shutdown Mode
- Thermal Shutdown and Specified Min/Max **Current Limit Protection**
- **Available in Multiple Output Voltage Versions** 
  - Fixed Outputs of 1.20V to 3.3V
  - Adjustable Output from 1.20V to 5.5V




Typical Application Circuit for Fixed-Voltage Versions

#### DESCRIPTION

The TPS736xx family of low-dropout (LDO) linear voltage regulators uses a new topology: an NMOS pass element in a voltage-follower configuration. This topology is stable using output capacitors with low ESR, and even allows operation without a capacitor. It also provides high reverse blockage (low reverse current) and ground pin current that is nearly constant over all values of output current.

The TPS736xx uses an advanced BiCMOS process to yield high precision while delivering very low dropout voltages and low ground pin current. Current consumption, when not enabled, is under 1µA and ideal for portable applications. The extremely low output noise  $(30\mu V_{RMS})$  with  $0.1\mu F$   $C_{NR}$  is ideal for powering VCOs. These devices are protected by thermal shutdown and foldback current limit.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### ORDERING INFORMATION<sup>(1)</sup>

T <sub>A</sub>	OUTPUT VOLTAGE	PACKA	GE <sup>(2)</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	adjustable			TPS73601QDBVRQ1	PTWQ
-40°C to 125°C	2.5 V	SOT (SOT-23) – DBV	Reel of 3000	TPS73625QDBVRQ1 (3)	PREVIEW
	3.3 V			TPS73633QDBVRQ1(3)	PREVIEW

- (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.
- (2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.
- (3) Product Preview

#### **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range unless otherwise noted (1)

PARAMETER	TPS736xx	UNIT			
V <sub>IN</sub> range	-0.3 to 6.0	V			
V <sub>EN</sub> range	-0.3 to 6.0	V			
V <sub>OUT</sub> range	-0.3 to 5.5	V			
V <sub>NR</sub> , V <sub>FB</sub> range	-0.3 to 6.0	V			
Peak output current	Internally limited				
Output short-circuit duration	Indefinite				
Continuous total power dissipation	See Thermal Information Table				
Junction temperature range, T <sub>J</sub>	-40 to +150	°C			
Storage temperature range	-65 to +150	°C			

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under the Electrical Characteristics is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

Submit Documentation Feedback

STRUMENTS



#### THERMAL INFORMATION

	THERMAL METRIC <sup>(1)</sup>	DBV <sup>(2)</sup>	LINUTO
	THERMAL METRIC	5 PINS	UNITS
$\theta_{JA}$	Junction-to-ambient thermal resistance (3)	180	
$\theta_{JCtop}$	Junction-to-case (top) thermal resistance (4)	64	
$\theta_{\sf JB}$	Junction-to-board thermal resistance <sup>(5)</sup>	35	0000
ΨЈТ	Junction-to-top characterization parameter <sup>(6)</sup>	N/A	°C/W
ΨЈВ	Junction-to-board characterization parameter <sup>(7)</sup>	N/A	
$\theta_{JCbot}$	Junction-to-case (bottom) thermal resistance (8)	N/A	

- (1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953A.
- (2) Thermal data for the DBV package is derived by thermal simulations based on JEDEC-standard methodology as specified in the JESD51 series. The following assumptions are used in the simulations:
  - (a) DBV: There is no exposed pad with the DBV package.
  - (b) DBV: The top and bottom copper layers are assumed to have a 20% thermal conductivity of copper representing a 20% copper coverage.
  - (c) These data were generated with only a single device at the center of a JEDEC high-K (2s2p) board with 3in x 3in copper area. To understand the effects of the copper area on thermal performance, see the *Power Dissipation* section of this data sheet.
- (3) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.
- (4) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the top of the package. No specific JEDEC-standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.
- (5) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.
- (6) The junction-to-top characterization parameter, ψ<sub>JT</sub>, estimates the junction temperature of a device in a real system and is extracted from the simulation data to obtain θ<sub>JA</sub> using a procedure described in JESD51-2a (sections 6 and 7).
- (7) The junction-to-board characterization parameter, ψ<sub>JB</sub>, estimates the junction temperature of a device in a real system and is extracted from the simulation data to obtain θ<sub>JA</sub> using a procedure described in JESD51-2a (sections 6 and 7).
- (8) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

**ISTRUMENTS** 

SLVSAI3-SEPTEMBER 2010 www.ti.com

#### **ELECTRICAL CHARACTERISTICS**

Over operating temperature range ( $T_A = -40$ °C to +125°C),  $V_{IN} = V_{OUT(nom)} + 0.5V^{(1)}$ ,  $I_{OUT} = 10$ mA,  $V_{EN} = 1.7V$ , and  $C_{OUT} = 0.1\mu$ F, unless otherwise noted. Typical values are at  $T_J = +25$ °C.

	PARAMETE	R	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
V <sub>IN</sub>	Input voltage	range <sup>(1)</sup> (2)		1.7		5.5	V	
$V_{FB}$		nce (TPS73601)	T <sub>J</sub> = +25°C	1.198	1.20	1.210	V	
	Output voltage range (TPS73601) <sup>(3)</sup>			V <sub>FB</sub>		5.5 – V <sub>DO</sub>	V	
V <sub>OUT</sub>	A a a u ma a u (1)	Nominal	$T_J = +25^{\circ}C$	-0.5		+0.5		
	Accuracy <sup>(1)</sup>	over $V_{IN}$ , $I_{OUT}$ , and $T$	$V_{OUT} + 0.5V \le V_{IN} \le 5.5V;$ 10mA \le I <sub>OUT</sub> \le 400mA	-1.0	±0.5	+1.0	%	
$\Delta V_{OUT}\%/\Delta V_{IN}$	Line regulation	1 <sup>(1)</sup>	$V_{O(nom)} + 0.5V \le V_{IN} \le 5.5V$		0.01		%/V	
۸۱/ ۵//۸۱	Lood regulation	n	1mA ≤ I <sub>OUT</sub> ≤ 400mA		0.002		%/mA	
$\Delta V_{OUT} %/\Delta I_{OUT}$			10mA ≤ I <sub>OUT</sub> ≤ 400mA	0.0005			70/IIIA	
$V_{DO}$	Dropout voltage <sup>(5)</sup> (V <sub>IN</sub> = V <sub>OUT(nom)</sub> - 0.1V)		I <sub>OUT</sub> = 400mA		75	200	mV	
Z <sub>O</sub> (DO)	Output impeda	ance in dropout	$1.7V \le V_{IN} \le V_{OUT} + V_{DO}$	0.25			Ω	
	Output current limit		$V_{OUT} = 0.9 \times V_{OUT(nom)}$	400	650	800	mA	
I <sub>CL</sub>	Output current	t IIIIIt	$3.6V \le V_{IN} \le 4.2V, 0^{\circ}C \le T_{J} \le +70^{\circ}C$	500		800	mA	
I <sub>SC</sub>	Short-circuit c	urrent	$V_{OUT} = 0V$		450		mA	
I <sub>REV</sub>	Reverse leakage current <sup>(6)</sup> (-I <sub>IN</sub> )		$V_{EN} \le 0.5 V$ , $0V \le V_{IN} \le V_{OUT}$		0.1	10	μΑ	
1	GND pin current		$I_{OUT} = 10mA (I_Q)$		400	550	^	
I <sub>GND</sub>			I <sub>OUT</sub> = 400mA		800	1000	μΑ	
I <sub>SHDN</sub>	Shutdown current (I <sub>GND</sub> )		$V_{EN} \le 0.5V$ , $V_{OUT} \le V_{IN} \le 5.5$ , -40°C $\le T_J \le +100$ °C		0.02	1.3	μΑ	
I <sub>FB</sub>	FB pin current	(TPS73601)			0.1	0.45	μΑ	
PSRR	Power-supply	rejection ratio	f = 100Hz, I <sub>OUT</sub> = 400mA	58				
PORK	(ripple rejection	n) Î	f = 10KHz, I <sub>OUT</sub> = 400mA	37			dB	
V	Output noise voltage		tput noise voltage $C_{OUT} = 10\mu F$ , No $C_{NR}$		27 × V <sub>OUT</sub>			
$V_N$	BW = 10Hz -	100KHz	$C_{OUT} = 10\mu F, C_{NR} = 0.01\mu F$	8.5 × V <sub>OUT</sub>			$\mu V_{RMS}$	
t <sub>STR</sub>	Startup time		$\begin{aligned} V_{OUT} = 3V, \ R_L = 30\Omega \ C_{OUT} = 1\mu F, \\ C_{NR} = 0.01\mu F \end{aligned}$	600			μS	
V <sub>EN</sub> (HI)	EN pin high (e	enabled)		1.7		$V_{IN}$	V	
V <sub>EN</sub> (LO)	EN pin low (sh	nutdown)		0		0.5	V	
I <sub>EN</sub> (HI)	EN pin curren	t (enabled)	V <sub>EN</sub> = 5.5V	0.02		0.1	μА	
т	Thormal about	laves tamparature	Shutdown, temperature increasing	+160			°C	
T <sub>SD</sub>	Thermal shutdown temperature		Reset, temperature decreasing	+140				
T <sub>A</sub>	Operating am	bient temperature		-40		+125	°C	

<sup>(1)</sup> Minimum  $V_{IN} = V_{OUT} + V_{DO}$  or 1.7V, whichever is greater. (2) For  $V_{OUT(nom)} <$  1.6V, when  $V_{IN} \le$  1.6V, the output will lock to  $V_{IN}$  and may result in a damaging over-voltage level on the output. To avoid this situation, disable the device before powering down the V<sub>IN</sub>.

TPS73601 is tested at V<sub>OUT</sub> = 2.5V.
Tolerance of external resistors not included in this specification.

 $V_{DO}$  is not measured for fixed output versions with  $V_{OUT(nom)}$  < 1.8V. Fixed-voltage versions only; refer to Applications section for more information.



#### **FUNCTIONAL BLOCK DIAGRAMS**




Figure 1. Fixed Voltage Version





Figure 2. Adjustable Voltage Version



#### **PIN CONFIGURATION**



#### **PIN DESCRIPTIONS**

NAME	SOT23 (DBV) PIN NO.	DESCRIPTION
IN	1	Input supply
GND	2	Ground
EN	3	Driving the enable pin (EN) high turns on the regulator. Driving this pin low puts the regulator into shutdown mode. Refer to the Shutdown section under Applications Information for more details. EN can be connected to IN if not used.
NR	4	Fixed voltage versions only—connecting an external capacitor to this pin bypasses noise generated by the internal bandgap, reducing output noise to very low levels.
FB	4	Adjustable voltage version only—this is the input to the control loop error amplifier, and is used to set the output voltage of the device.
OUT	5	Output of the Regulator. There are no output capacitor requirements for stability.

#### TYPICAL CHARACTERISTICS

For all voltage versions, at  $T_J$  = +25°C,  $V_{IN}$  =  $V_{OUT(nom)}$  + 0.5V,  $I_{OUT}$  = 10mA,  $V_{EN}$  = 1.7V, and  $C_{OUT}$  = 0.1 $\mu$ F, unless otherwise noted.




Figure 3.




Figure 4.

#### **DROPOUT VOLTAGE vs OUTPUT CURRENT**




Figure 5.

## DROPOUT VOLTAGE vs TEMPERATURE




Figure 6.

## **OUTPUT VOLTAGE ACCURACY HISTOGRAM**




Figure 7.

#### **OUTPUT VOLTAGE DRIFT HISTOGRAM**




Figure 8.

#### **TYPICAL CHARACTERISTICS (continued)**

For all voltage versions, at  $T_J$  = +25°C,  $V_{IN}$  =  $V_{OUT(nom)}$  + 0.5V,  $I_{OUT}$  = 10mA,  $V_{EN}$  = 1.7V, and  $C_{OUT}$  = 0.1 $\mu$ F, unless otherwise noted.

#### **GROUND PIN CURRENT vs OUTPUT CURRENT**




Figure 9.

#### **GROUND PIN CURRENT vs TEMPERATURE**

**ISTRUMENTS** 

TPS73633




Figure 10.

# GROUND PIN CURRENT in SHUTDOWN vs TEMPERATURE




Figure 11.

# CURRENT LIMIT vs V<sub>OUT</sub> (FOLDBACK)




Figure 12.




Figure 13.




Figure 14.



#### **TYPICAL CHARACTERISTICS (continued)**

For all voltage versions, at  $T_J$  = +25°C,  $V_{IN}$  =  $V_{OUT(nom)}$  + 0.5V,  $I_{OUT}$  = 10mA,  $V_{EN}$  = 1.7V, and  $C_{OUT}$  = 0.1 $\mu$ F, unless otherwise noted.

#### **PSRR (RIPPLE REJECTION) vs FREQUENCY**




Figure 15.

#### PSRR (RIPPLE REJECTION) vs $V_{IN} - V_{OUT}$ 40 35 30 25 PSRR (dB) 20 15 Frequency = 10kHz 10 $C_{OUT} = 10 \mu F$ V<sub>OUT</sub> = 2.5V I<sub>OUT</sub> = 100mA 0 0.6 1.0 1.2 1.6 1.8 $V_{IN} - V_{OUT}(V)$

Figure 16.

# NOISE SPECTRAL DENSITY $C_{NR} = 0 \mu F$




Figure 17.

# NOISE SPECTRAL DENSITY $C_{NR} = 0.01 \mu F$




Figure 18.

#### RMS NOISE VOLTAGE vs Cout




Figure 19.

#### RMS NOISE VOLTAGE vs CNR




Figure 20.

#### **TYPICAL CHARACTERISTICS (continued)**

For all voltage versions, at  $T_J$  = +25°C,  $V_{IN}$  =  $V_{OUT(nom)}$  + 0.5V,  $I_{OUT}$  = 10mA,  $V_{EN}$  = 1.7V, and  $C_{OUT}$  = 0.1 $\mu$ F, unless otherwise noted.





Figure 21.



**NSTRUMENTS** 

Figure 22.







Figure 23.

**TPS73633** 

**POWER UP / POWER DOWN** 






Figure 25.

50ms/div




Figure 26.

-2



#### **TYPICAL CHARACTERISTICS (continued)**

For all voltage versions, at  $T_J$  = +25°C,  $V_{IN}$  =  $V_{OUT(nom)}$  + 0.5V,  $I_{OUT}$  = 10mA,  $V_{EN}$  = 1.7V, and  $C_{OUT}$  = 0.1 $\mu$ F, unless otherwise noted.




Figure 27.




Figure 28.

#### TPS73601 LOAD TRANSIENT, ADJUSTABLE VERSION




Figure 29.

#### TPS73601 LINE TRANSIENT, ADJUSTABLE VERSION




Figure 30.

## APPLICATION INFORMATION

The TPS736xx belongs to a family of new generation LDO regulators that use an NMOS pass transistor to achieve ultra-low-dropout performance, reverse current blockage, and freedom from output capacitor constraints. These features, combined with low noise and an enable input, make the TPS736xx ideal for portable applications. This regulator family offers a wide selection of fixed output voltage versions and an adjustable output version. All versions have thermal and over-current protection, including foldback current limit.

Figure 31 shows the basic circuit connections for the fixed voltage models. Figure 32 gives the connections for the adjustable output version (TPS73601).




Figure 31. Typical Application Circuit for Fixed-Voltage Versions




Figure 32. Typical Application Circuit for Adjustable-Voltage Version

 $R_1$  and  $R_2$  can be calculated for any output voltage using the formula shown in Figure 32. Sample resistor values for common output voltages are shown in Figure 2.

For best accuracy, make the parallel combination of  $R_1$  and  $R_2$  approximately equal to  $19k\Omega.$  This  $19k\Omega,$  in addition to the internal  $8k\Omega$  resistor, presents the same impedance to the error amp as the  $27k\Omega$  bandgap reference output. This impedance helps compensate for leakages into the error amp terminals.

**NSTRUMENTS** 

# INPUT AND OUTPUT CAPACITOR REQUIREMENTS

Although an input capacitor is not required for stability, it is good analog design practice to connect a  $0.1\mu F$  to  $1\mu F$  low ESR capacitor across the input supply near the regulator. This counteracts reactive input sources and improves transient response, noise rejection, and ripple rejection. A higher-value capacitor may be necessary if large, fast rise-time load transients are anticipated or the device is located several inches from the power source.

The TPS736xx does not require an output capacitor for stability and has maximum phase margin with no capacitor. It is designed to be stable for all available types and values of capacitors. In applications where multiple low ESR capacitors are in parallel, ringing may occur when the product of  $C_{OUT}$  and total ESR drops below  $50n\Omega F$ . Total ESR includes all parasitic resistances, including capacitor ESR and board, socket, and solder joint resistance. In most applications, the sum of capacitor ESR and trace resistance will meet this requirement.

#### **OUTPUT NOISE**

A precision band-gap reference is used to generate the internal reference voltage,  $V_{REF}$ . This reference is the dominant noise source within the TPS736xx and it generates approximately  $32\mu V_{RMS}$  (10Hz to 100kHz) at the reference output (NR). The regulator control loop gains up the reference noise with the same gain as the reference voltage, so that the noise voltage of the regulator is approximately given by:

$$V_N = 32\mu V_{RMS} \times \frac{(R_1 + R_2)}{R_2} = 32\mu V_{RMS} \times \frac{V_{OUT}}{V_{REF}}$$
 (1)

Since the value of  $V_{\text{REF}}$  is 1.2V, this relationship reduces to:

$$V_{N}(\mu V_{RMS}) = 27 \left(\frac{\mu V_{RMS}}{V}\right) \times V_{OUT}(V)$$
 (2)

for the case of no C<sub>NR</sub>.



An internal  $27k\Omega$  resistor in series with the noise reduction pin (NR) forms a low-pass filter for the voltage reference when an external noise reduction capacitor,  $C_{NR}$ , is connected from NR to ground. For  $C_{NR} = 10$ nF, the total noise in the 10Hz to 100kHz bandwidth is reduced by a factor of ~3.2, giving the approximate relationship:

$$V_{N}(\mu V_{RMS}) = 8.5 \left(\frac{\mu V_{RMS}}{V}\right) \times V_{OUT}(V)$$
 (3)

for  $C_{NR} = 10nF$ .

This noise reduction effect is shown as RMS Noise Voltage vs  $C_{NR}$  in the Typical Characteristics section.

The TPS73601 adjustable version does not have the NR pin available. However, connecting a feedback capacitor,  $C_{FB}$ , from the output to the feedback pin (FB) reduces output noise and improves load transient performance.

The TPS736xx uses an internal charge pump to develop an internal supply voltage sufficient to drive the gate of the NMOS pass element above  $V_{\text{OUT}}.$  The charge pump generates ~250 $\mu\text{V}$  of switching noise at ~4MHz; however, charge-pump noise contribution is negligible at the output of the regulator for most values of  $I_{\text{OUT}}$  and  $C_{\text{OUT}}.$ 

# BOARD LAYOUT RECOMMENDATION TO IMPROVE PSRR AND NOISE PERFORMANCE

To improve ac performance such as PSRR, output noise, and transient response, it is recommended that the board be designed with separate ground planes for  $V_{\text{IN}}$  and  $V_{\text{OUT}}$ , with each ground plane connected only at the GND pin of the device. In addition, the ground connection for the bypass capacitor should connect directly to the GND pin of the device.

#### INTERNAL CURRENT LIMIT

The TPS736xx internal current limit helps protect the regulator during fault conditions. Foldback current limit helps to protect the regulator from damage during output short-circuit conditions by reducing current limit when  $V_{OUT}$  drops below 0.5V. See Figure 12 in the Typical Characteristics section.

Note from Figure 12 that approximately -0.2V of  $V_{OUT}$  results in a current limit of 0mA. Therefore, if OUT is forced below -0.2V before EN goes high, the device may not start up. In applications that work with both a positive and negative voltage supply, the TPS736xx should be enabled first.

#### **ENABLE PIN AND SHUTDOWN**

The enable pin (EN) is active high and is compatible with standard TTL-CMOS levels. A  $V_{EN}$  below 0.5V (max) turns the regulator off and drops the GND pin current to approximately 10nA. When EN is used to shutdown the regulator, all charge is removed from the pass transistor gate, and the output ramps back up to a regulated  $V_{OUT}$  (see Figure 23).

When shutdown capability is not required, EN can be connected to  $V_{\rm IN}$ . However, the pass gate may not be discharged using this configuration, and the pass transistor may be left on (enhanced) for a significant time after  $V_{\rm IN}$  has been removed. This scenario can result in reverse current flow (if the IN pin is low impedance) and faster ramp times upon power-up. In addition, for  $V_{\rm IN}$  ramp times slower than a few milliseconds, the output may overshoot upon power-up.

Note that current limit foldback can prevent device start-up under some conditions. See the *Internal Current Limit* section for more information.

#### DROPOUT VOLTAGE

The TPS736xx uses an NMOS pass transistor to achieve extremely low dropout. When  $(V_{\text{IN}}-V_{\text{OUT}})$  is less than the dropout voltage  $(V_{\text{DO}})$ , the NMOS pass device is in its linear region of operation and the input-to-output resistance is the  $R_{\text{DS-ON}}$  of the NMOS pass element.

For large step changes in load current, the TPS736xx requires a larger voltage drop from  $V_{\text{IN}}$  to  $V_{\text{OUT}}$  to avoid degraded transient response. The boundary of this transient dropout region is approximately twice the dc dropout. Values of  $V_{\text{IN}} - V_{\text{OUT}}$  above this line ensure normal transient response.

Operating in the transient dropout region can cause an increase in recovery time. The time required to recover from a load transient is a function of the magnitude of the change in load current rate, the rate of change in load current, and the available headroom ( $V_{\text{IN}}$  to  $V_{\text{OUT}}$  voltage drop). Under worst-case conditions [full-scale instantaneous load change with ( $V_{\text{IN}}-V_{\text{OUT}}$ ) close to dc dropout levels], the TPS736xx can take a couple of hundred microseconds to return to the specified regulation accuracy.



The low open-loop output impedance provided by the NMOS pass element in a voltage follower configuration allows operation without an output capacitor for many applications. As with any regulator, the addition of a capacitor (nominal value  $1\mu F)$  from the OUT pin to ground will reduce undershoot magnitude but increase its duration. In the adjustable version, the addition of a capacitor,  $C_{FB}$ , from the OUT pin to the FB pin will also improve the transient response.

The TPS736xx does not have active pull-down when the output is over-voltage. This allows applications that connect higher voltage sources, such as alternate power supplies, to the output. This also results in an output overshoot of several percent if load current quickly drops to zero when a capacitor is connected to the output. The duration of overshoot can be reduced by adding a load resistor. The overshoot decays at a rate determined by output capacitor  $C_{\text{OUT}}$  and the internal/external load resistance. The rate of decay is given by:

(Fixed Voltage Version)


$$\label{eq:dV/dt} \text{dV/dt} = \frac{\text{V}_{\text{OUT}}}{\text{C}_{\text{OUT}} \times 80 \text{k}\Omega \parallel \text{R}_{\text{LOAD}}} \tag{4}$$

(Adjustable Voltage Version)

$$dV/dt = \frac{V_{\text{OUT}}}{C_{\text{OUT}} \times 80 k\Omega \parallel (R_1 + R_2) \parallel R_{\text{LOAD}}}$$
 (5)

#### REVERSE CURRENT

The NMOS pass element of the TPS736xx provides inherent protection against current flow from the output of the regulator to the input when the gate of the pass device is pulled low. To ensure that all charge is removed from the gate of the pass element, the EN pin must be driven low before the input voltage is removed. If this is not done, the pass element may be left on due to stored charge on the gate.



**ISTRUMENTS** 

For the TPS73601, reverse current may flow when  $V_{\text{FB}}$  is more than 1.0V above  $V_{\text{IN}}$ .

OUT pin due to the  $80k\Omega$  internal resistor divider to

#### THERMAL PROTECTION

ground (see Figure 1 and Figure 2).

Thermal protection disables the output when the junction temperature rises to approximately +160°C, allowing the device to cool. When the junction temperature cools to approximately +140°C, the output circuitry is again enabled. Depending on power dissipation, thermal resistance, and ambient temperature, the thermal protection circuit may cycle on and off. This limits the dissipation of the regulator, protecting it from damage due to overheating.

Any tendency to activate the thermal protection circuit indicates excessive power dissipation or an inadequate heat sink. For reliable operation, junction temperature should be limited to +125°C maximum. To estimate the margin of safety in a complete design (including heat sink), increase the temperature until the thermal protection is triggered; use worst-case loads and signal conditions. For good reliability, thermal protection should trigger at least +35°C above the maximum expected ambient condition of your application. This produces a worst-case junction temperature of +125°C at the highest expected ambient temperature worst-case load.

The internal protection circuitry of the TPS736xx has been designed to protect against overload conditions. It was not intended to replace proper heat sinking. Continuously running the TPS736xx into thermal shutdown degrades device reliability.



#### POWER DISSIPATION

The ability to remove heat from the die is different for each package type, presenting different considerations in the PCB layout. The PCB area around the device that is free of other components moves the heat from the device to the ambient air. Performance data for JEDEC low- and high-K boards are shown in the Thermal Information table. Using heavier copper will increase the effectiveness in removing heat from the device. The addition of plated through-holes to heat-dissipating layers will also improve the heat-sink effectiveness.

Power dissipation depends on input voltage and load conditions. Power dissipation ( $P_D$ ) is equal to the product of the output current times the voltage drop across the output pass element ( $V_{IN}$  to  $V_{OUT}$ ):

$$P_{D} = (V_{IN} - V_{OUT}) \times I_{OUT}$$
 (6)

Power dissipation can be minimized by using the lowest possible input voltage necessary to assure the required output voltage.

#### **PACKAGE MOUNTING**

Solder pad footprint recommendations for the TPS736xx are presented in Application Bulletin Solder Pad Recommendations for Surface-Mount Devices (SBFA015), available from the Texas Instruments web site at www.ti.com.



#### PACKAGE OPTION ADDENDUM

11-Apr-2013

#### PACKAGING INFORMATION

www.ti.com

Orderable Device			U	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples		
	(1)		Drawing		Qty	(2)		(3)		(4)	
TPS73601QDBVRQ1	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PTWQ	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF TPS73601-Q1:

Catalog: TPS73601





11-Apr-2013

● Enhanced Product: TPS73601-EP


NOTE: Qualified Version Definitions:


- Catalog TI's standard catalog product
- Enhanced Product Supports Defense, Aerospace and Medical Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 11-Oct-2010


## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS73601QDBVRQ1	SOT-23	DBV	5	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3

www.ti.com 11-Oct-2010




#### \*All dimensions are nominal

Device	Device Package Type		Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
TPS73601QDBVRQ1	SOT-23	DBV	5	3000	203.0	203.0	35.0	

DBV (R-PDSO-G5)

## PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-178 Variation AA.



# DBV (R-PDSO-G5)

## PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity