SLLS597E-APRIL 2004-REVISED DECEMBER 2008

# ASYNCHRONOUS COMMUNICATIONS ELEMENT WITH AUTOFLOW CONTROL

#### **FEATURES**

- Programmable Auto-RTS and Auto-CTS
- In Auto-CTS Mode, CTS Controls Transmitter
- In Auto-RTS Mode, RCV FIFO Contents and Threshold Control RTS
- Serial and Modem Control Outputs Drive a RJ11 Cable Directly When Equipment Is on the Same Power Drop
- Capable of Running With All Existing TL16C450 Software
- After Reset, All Registers Are Identical to the TL16C450 Register Set
- Up to 24-MHz Clock Rate for up to 1.5-Mbaud Operation With V<sub>CC</sub> = 5 V
- Up to 20-MHz Clock Rate for up to 1.25-Mbaud Operation With V<sub>CC</sub> = 3.3 V
- Up to 48-MHz Clock Rate for up to 3-Mbaud Operation with V<sub>CC</sub> = 3.3 V (ZQS Package Only, Divisor = 1)
- Up to 40-MHz Clock Rate for up to 2.5-Mbaud Operation with V<sub>CC</sub> = 3.3 V (ZQS Package Only, Divisor ≥ 2)
- Up to 16-MHz Clock Rate for up to 1-Mbaud Operation With V<sub>CC</sub> = 2.5 V
- In the TL16C450 Mode, Hold and Shift Registers Eliminate the Need for Precise Synchronization Between the CPU and Serial Data
- Programmable Baud Rate Generator Allows
   Division of Any Input Reference Clock by 1 to
   (2<sup>16</sup> –1) and Generates an Internal 16x Clock

- Standard Asynchronous Communication Bits (Start, Stop, and Parity) Added to or Deleted From the Serial Data Stream
- 5-V, 3.3-V, and 2.5-V Operation
- Independent Receiver Clock Input
- Transmit, Receive, Line Status, and Data Set Interrupts Independently Controlled
- Fully Programmable Serial Interface Characteristics:
  - 5-. 6-. 7-. or 8-Bit Characters
  - Even-, Odd-, or No-Parity Bit Generation and Detection
  - 1-, 1 = -, or 2-Stop Bit Generation
  - Baud Generation (dc to 1 Mbit/s)
- False-Start Bit Detection
- Complete Status Reporting Capabilities
- 3-State Output TTL Drive Capabilities for Bidirectional Data Bus and Control Bus
- Line Break Generation and Detection
- Internal Diagnostic Capabilities:
  - Loopback Controls for Communications
     Link Fault Isolation
  - Break, Parity, Overrun, and Framing Error Simulation
- Fully Prioritized Interrupt System Controls
- Modem Control Functions (CTS, RTS, DSR, DTR, RI, and DCD)
- Available in 48-Pin PT, 48-Pin PFB, 32-Pin RHB, and 24-Pin ZQS Packages

#### **DESCRIPTION/ORDERING INFORMATION**

The TL16C550D and the TL16C550DI are speed and operating voltage upgrades (but functional equivalents) of the TL16C550C asynchronous communications element (ACE), which in turn is a functional upgrade of the TL16C450. Functionally equivalent to the TL16C450 on power up (character or TL16C450 mode), the TL16C550D and the TL16C550DI, like the TL16C550C, can be placed in an alternate FIFO mode. This relieves the CPU of excessive software overhead by buffering received and transmitted characters. The receiver and transmitter FIFOs store up to 16 bytes including three additional bits of error status per byte for the receiver FIFO. In the FIFO mode, there is a selectable autoflow control feature that can significantly reduce software overload and increase system efficiency by automatically controlling serial data flow using RTS output and CTS input signals.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



The TL16C550D and TL16C550DI perform serial-to-parallel conversions on data received from a peripheral device or modem and parallel-to-serial conversion on data received from its CPU. The CPU can read the ACE status at any time. The ACE includes complete modem control capability and a processor interrupt system that can be tailored to minimize software management of the communications link.

Both the TL16C550D and the TL16C550DI ACE include a programmable baud rate generator capable of dividing a reference clock by divisors from 1 to 65535 and producing a 16x reference clock for the internal transmitter logic. Provisions are included to use this 16x clock for the receiver logic. The ACE accommodates up to a 1.5-Mbaud serial rate (24-MHz input clock) so that a bit time is 667 ns and a typical character time is 6.7  $\mu$ s (start bit, 8 data bits, stop bit).

Two of the TL16C450 terminal functions on the TL16C550D and the TL16C550DI have been changed to TXRDY and RXRDY, which provide signaling to a DMA controller.



NC - No internal connection

The TL16C550D is being made available in a reduced pin count package, the 32-pin RHB package. This is accomplished by eliminating some signals that are not required for some applications. These include the CS0, CS1, ADS, RD2, WR2, and RCLK input signals and the DDIS, TXRDY, RXRDY, OUT1, OUT2, and BAUDOUT output signals. There is an internal connection between BAUDOUT and RCLK.

All of the functionality of the TL16C550D is maintained in the RHB package.

#### 

**ZQS PACKAGE** 

## TERMINAL ASSIGNMENTS (24-Ball ZQS Package) (continued) (24-Ball ZQS Package)

	1	2	3	4	5
Α	D5	D4	D2	D0	$V_{CC}$
В	D7		D3	D1	MR
С	SIN	SOUT	D6	CTS	RTS
D	CS2	WR1	RD1	INTRPT	A0
E	XIN	XOUT	$V_{SS}$	A2	A1

#### TERMINAL ASSIGNMENTS

The TL16C550D is being made available in a reduced pin count package, the 24-pin ZQS package. This is accomplished by eliminating some signals that are not required for some applications. These include the CS0, CS1, ADS, RD2, WR2, DSR, RI, DCD, and RCLK input signals and the DDIS, TXRDY, RXRDY, OUT1, OUT2, DTR, and BAUDOUT output signals. There is an internal connection between BAUDOUT and RCLK.

Most of the functionality of the TL16C550D is maintained in the ZQS package, except that which involves the eliminated signals.

#### **DETAILED DESCRIPTION**

## **Autoflow Control (see Figure 1)**

Autoflow control comprises auto-CTS and <u>auto-RTS</u>. With auto-CTS, the CTS input must be active before the transmitter FIFO can emit data. With auto-RTS, RTS becomes active when the receiver needs more data and notifies the sending serial device. When RTS is connected to CTS, data transmission does not occur unless the receiver FIFO has space for the data; thus, overrun errors are eliminated using ACE1 and ACE2 from a TLC16C550D with the autoflow control enabled. If not, overrun errors occur when the transmit data rate exceeds the receiver FIFO read latency.




Figure 1. Autoflow Control (Auto-RTS and Auto-CTS) Example

## Auto-RTS (see Figure 1)

Auto-RTS data flow control originates in the receiver timing and control block (see functional block diagram) and is linked to the programmed receiver FIFO trigger level. When the receiver FIFO level reaches a trigger level of 1, 4, or 8 (see Figure 3), RTS is deasserted. With trigger levels of 1, 4, and 8, the sending ACE may send an additional byte after the trigger level is reached (assuming the sending ACE has another byte to send) because it may not recognize the deassertion of RTS until after it has begun sending the additional byte. RTS is automatically reasserted once the RCV FIFO is emptied by reading the receiver buffer register.

When the trigger level is 14 (see Figure 4), RTS is deasserted after the first data bit of the 16th character is present on the SIN line. RTS is reasserted when the RCV FIFO has at least one available byte space.

## Auto-CTS (see Figure 1)


The transmitter circuitry checks  $\overline{\text{CTS}}$  before sending the next data byte. When  $\overline{\text{CTS}}$  is active, it sends the next byte. To stop the transmitter from sending the following byte,  $\overline{\text{CTS}}$  must be released before the middle of the last stop bit that is currently being sent (see Figure 2). The auto- $\overline{\text{CTS}}$  function reduces interrupts to the host system. When flow control is enabled,  $\overline{\text{CTS}}$  level changes do not trigger host interrupts because the device automatically controls its own transmitter. Without auto- $\overline{\text{CTS}}$ , the transmitter sends any data present in the transmit FIFO and a receiver overrun error may result.



## **Enabling Autoflow Control and Auto-CTS**

Autoflow control is enabled by setting modem control register bits 5 (autoflow enable or AFE) and 1 (RTS) to a 1. Autoflow incorporates both auto-RTS and auto-CTS. When only auto-CTS is desired, bit 1 in the modem control register must be cleared (this assumes that a control signal is driving CTS).


## Auto-CTS and Auto-RTS Functional Timing



- A. When CTS is low, the transmitter keeps sending serial data out.
- B. If CTS goes high before the middle of the last stop bit of the current byte, the transmitter finishes sending the current byte but it does not send the next byte.
- C. When CTS goes from high to low, the transmitter begins sending data again.


Figure 2. CTS Functional Timing Waveforms

The receiver FIFO trigger level can be set to 1, 4, 8, or 14 bytes. These are described in Figure 3 and Figure 4.



- A. N = RCV FIFO trigger level (1, 4, or 8 bytes)
- B. The two blocks in dashed lines cover the case where an additional byte is sent as described in the preceding auto-RTS section.

Figure 3. RTS Functional Timing Waveforms, RCV FIFO Trigger Level = 1, 4, or 8 Bytes




- A. RTS is deasserted when the receiver receives the first data bit of the sixteenth byte. The receive FIFO is full after finishing the sixteenth byte.
- B. RTS is asserted again when there is at least one byte of space available and no incoming byte is in processing or there is more than one byte of space available.
- C. When the receive FIFO is full, the first receive buffer register read reasserts RTS.

Figure 4. RTS Functional Timing Waveforms, RCV FIFO Trigger Level = 14 Bytes




#### FUNCTIONAL BLOCK DIAGRAM (For PT and PFB Packages)






#### **FUNCTIONAL BLOCK DIAGRAM (For RHB Package)**





#### **FUNCTIONAL BLOCK DIAGRAM (For ZQS Package)**





## TERMINAL FUNCTIONS (FOR PT/PFB PACKAGES)

TERMINAL I/O  NAME NO.			
		1/0	DESCRIPTION
A0 A1 A2	28 27 26	I	Register select. A0-A2 are used during read and write operations to select the ACE register to read from or write to. See Table 1 for register addresses, and see the ADS description.
ADS	24	I	Address strobe. When $\overline{ADS}$ is active (low), A0, A1, and A2 and CS0, CS1, and $\overline{CS2}$ drive the internal select logic directly; when $\overline{ADS}$ is high, the register select and chip select signals are held at the logic levels they were in when the low-to-high transition of $\overline{ADS}$ occurred.
BAUDOUT	12	0	Baud out. BAUDOUT is a 16x clock signal for the transmitter section of the ACE. The clock rate is established by the reference oscillator frequency divided by a divisor specified by the baud generator divisor latches. BAUDOUT may also be used for the receiver section by tying this output to RCLK.
CS0 CS1 CS2	9 10 11	I	Chip select. When CS0 and CS1 are high and $\overline{\text{CS2}}$ is low, these three inputs select the ACE. When any of these inputs are inactive, the ACE remains inactive (see the $\overline{\text{ADS}}$ description).
стѕ	38	I	Clear to send. CTS is a modem status signal. Its condition can be checked by reading bit 4 (CTS) of the modem status register. Bit 0 (ΔCTS) of the modem status register indicates that CTS has changed states since the last read from the modem status register. If the modem status interrupt is enabled when CTS changes levels and the auto-CTS mode is not enabled, an interrupt is generated. CTS is also used in the auto-CTS mode to control the transmitter.
D0 D1 D2 D3 D4 D5 D6 D7	43 44 45 46 47 2 3 4	I/O	Data bus. Eight data lines with 3-state outputs provide a bidirectional path for data, control, and status information between the ACE and the CPU.
DCD	40	I	Data carrier detect. $\overline{DCD}$ is a modem status signal. Its condition can be checked by reading bit 7 ( $\overline{DCD}$ ) of the modem status register. Bit 3 ( $\overline{DCD}$ ) of the modem status register indicates that $\overline{DCD}$ has changed states since the last read from the modem status register. If the modem status interrupt is enabled when $\overline{DCD}$ changes levels, an interrupt is generated.
DDIS	22	0	Driver disable. DDIS is active (high) when the CPU is not reading data. When active, DDIS can disable an external transceiver.
DSR	39	I	Data set ready. $\overline{DSR}$ is a modem status signal. Its condition can be checked by reading bit 5 $(\overline{DSR})$ of the modem status register. Bit 1 $(\Delta \overline{DSR})$ of the modem status register indicates $\overline{DSR}$ has changed levels since the last read from the modem status register. If the modem status interrupt is enabled when $\overline{DSR}$ changes levels, an interrupt is generated.
DTR	33	0	Data terminal ready. When active (low), DTR informs a modem or data set that the ACE is ready to establish communication. DTR is placed in the active level by setting the DTR bit of the modem control register. DTR is placed in the inactive level either as a result of a master reset, during loop mode operation, or clearing the DTR bit.
INTRPT	30	0	Interrupt. When active (high), INTRPT informs the CPU that the ACE has an interrupt to be serviced. Four conditions that cause an interrupt to be issued are: a receiver error, received data that is available or timed out (FIFO mode only), an empty transmitter holding register, or an enabled modem status interrupt. INTRPT is reset (deactivated) either when the interrupt is serviced or as a result of a master reset.
MR	35		Master reset. When active (high), MR clears most ACE registers and sets the levels of various output signals (see Table 2).
NC	1,6,13, 21, 25, 36, 37, 48	I	No connection
OUT1 OUT2	34 31	0	Outputs 1 and 2. These are user-designated output terminals that are set to the active (low) level by setting respective modem control register (MCR) bits (OUT1 and OUT2). OUT1 and OUT2 are set to inactive the (high) level as a result of master reset, during loop mode operations, or by clearing bit 2 (OUT1) or bit 3 (OUT2) of the MCR.
RCLK	5	I	Receiver clock. RCLK is the 16x baud rate clock for the receiver section of the ACE.
RD1 RD2	19 20	I	Read inputs. When either $\overline{\text{RD1}}$ or RD2 is active (low or high, respectively) while the ACE is selected, the CPU is allowed to read status information or data from a selected ACE register. Only one of these inputs is required for the transfer of data during a read operation; the other input must be tied to its inactive level (i.e., RD2 tied low or $\overline{\text{RD1}}$ tied high).

## TERMINAL FUNCTIONS (FOR PT/PFB PACKAGES) (continued)

TERMINAL		1/0	DESCRIPTION				
NAME	NO.	I/O	DESCRIPTION				
RI	41	I	Ring indicator. $\overline{RI}$ is a modem status signal. Its condition can be checked by reading bit 6 $(\overline{RI})$ of the modem status register. Bit 2 (TERI) of the modem status register indicates that RI has transitioned from a low to a high level since the last read from the modem status register. If the modem status interrupt is enabled when this transition occurs, an interrupt is generated.				
RTS	32	0	Request to send. When active, $\overline{RTS}$ informs the modem or data set that the ACE is ready to receive data. $\overline{RTS}$ is set to the active level by setting the $\overline{RTS}$ modem control register bit and is set to the inactive (high) level either as a result of a master reset or during loop mode operations or by clearing bit 1 ( $\overline{RTS}$ ) of the MCR. In the auto- $\overline{RTS}$ mode, $\overline{RTS}$ is set to the inactive level by the receiver threshold control logic.				
RXRDY	29	0	Receiver ready. Receiver direct memory access (DMA) signaling is available with \$\overline{RXRDY}\$. When operating in the FIFO mode, one of two types of DMA signaling can be selected using the FIFO control register bit 3 (FCR3). When operating in the TL16C450 mode, only DMA mode 0 is allowed. Mode 0 supports single-transfer DMA in which a transfer is made between CPU bus cycles. Mode 1 supports multitransfer DMA in which multiple transfers are made continuously until the receiver FIFO has been emptied. In DMA mode 0 (FCR0 = 0 or FCR0 = 1, FCR3 = 0), when there is at least one character in the receiver FIFO or receiver holding register, \$\overline{RXRDY}\$ is active (low). When \$\overline{RXRDY}\$ has been active but there are no characters in the FIFO or holding register, \$\overline{RXRDY}\$ goes inactive (high). In DMA mode 1 (FCR0 = 1, FCR3 = 1), when the trigger level or the time-out has been reached, \$\overline{RXRDY}\$ goes active (low); when it has been active but there are no more characters in the FIFO or holding register, it goes inactive (high).				
SIN	7	I	Serial data input. SIN is serial data input from a connected communications device.				
SOUT	8	0	Serial data output. SOUT is composite serial data output to a connected communication device. SOUT is set to the marking (high) level as a result of master reset.				
TXRDY	23	0	Transmitter ready. Transmitter DMA signaling is available with \$\overline{TXRDY}\$. When operating in the FIFO mode, one of two types of DMA signaling can be selected using FCR3. When operating in the TL16C450 mode, only DMA mode 0 is allowed. Mode 0 supports single-transfer DMA in which a transfer is made between CPU bus cycles. Mode 1 supports multitransfer DMA in which multiple transfers are made continuously until the transmit FIFO has been filled.				
V <sub>CC</sub>	42		2.25-V to 5.5-V power supply voltage				
V <sub>SS</sub>	18		Supply common				
WR1 WR2	16 17	I	Write inputs. When either $\overline{WR1}$ or WR2 is active (low or high, respectively) and while the ACE is selected, the CPU is allowed to write control words or data into a selected ACE register. Only one of these inputs is required to transfer data during a write operation; the other input must be tied to its inactive level (i.e., WR2 tied low or $\overline{WR1}$ tied high).				
XIN XOUT	14 15	I/O	External clock. XIN and XOUT connect the ACE to the main timing reference (clock or crystal).				



## TERMINAL FUNCTIONS (FOR RHB PACKAGE)

TERMINAL			T
NAME	NO.	I/O	DESCRIPTION
A0 A1 A2	19 18 17	I	Register select. A0-A2 are used during read and write operations to select the ACE register to read from or write to. See Table 1 for register addresses, and see the ADS description.
CS2	8	I	Chip select. When CS0 and CS1 are high and $\overline{\text{CS2}}$ is low, these three inputs select the ACE. When any of these inputs are inactive, the ACE remains inactive (see the $\overline{\text{ADS}}$ description).
CTS	24	I	Clear to send. CTS is a modern status signal. Its condition can be checked by reading bit 4 (CTS) of the modern status register. Bit 0 (ΔCTS) of the modern status register indicates that CTS has changed states since the last read from the modern status register. If the modern status interrupt is enabled when CTS changes levels and the auto-CTS mode is not enabled, an interrupt is generated. CTS is also used in the auto-CTS mode to control the transmitter.
D0 D1 D2 D3 D4 D5 D6 D7	29 30 31 32 1 3 4 5	I/O	Data bus. Eight data lines with 3-state outputs provide a bidirectional path for data, control, and status information between the ACE and the CPU.
DCD	26	I	Data carrier detect. $\overline{DCD}$ is a modem status signal. Its condition can be checked by reading bit 7 ( $\overline{DCD}$ ) of the modem status register. Bit 3 ( $\Delta \overline{DCD}$ ) of the modem status register indicates that $\overline{DCD}$ has changed states since the last read from the modem status register. If the modem status interrupt is enabled when $\overline{DCD}$ changes levels, an interrupt is generated.
DSR	39	I	Data set ready. DSR is a modem status signal. Its condition can be checked by reading bit 5 (DSR) of the modem status register. Bit 1 (ΔDSR) of the modem status register indicates DSR has changed levels since the last read from the modem status register. If the modem status interrupt is enabled when DSR changes levels, an interrupt is generated.
DTR	33	0	Data terminal ready. When active (low), $\overline{\text{DTR}}$ informs a modem or data set that the ACE is ready to establish communication. $\overline{\text{DTR}}$ is placed in the active level by setting the $\overline{\text{DTR}}$ bit of the modem control register. $\overline{\text{DTR}}$ is placed in the inactive level either as a result of a master reset, during loop mode operation, or clearing the $\overline{\text{DTR}}$ bit.
INTRPT	30	0	Interrupt. When active (high), INTRPT informs the CPU that the ACE has an interrupt to be serviced. Four conditions that cause an interrupt to be issued are: a receiver error, received data that is available or timed out (FIFO mode only), an empty transmitter holding register, or an enabled modem status interrupt. INTRPT is reset (deactivated) either when the interrupt is serviced or as a result of a master reset.
MR	35		Master reset. When active (high), MR clears most ACE registers and sets the levels of various output signals (see Table 2).
NC	2,9, 15, 16,	1	No connection
RD1	14	1	Read inputs. When either $\overline{\text{RD1}}$ or RD2 is active (low or high, respectively) while the ACE is selected, the CPU is allowed to read status information or data from a selected ACE register.
RĪ	27	I	Ring indicator. $\overline{\text{RI}}$ is a modem status signal. Its condition can be checked by reading bit 6 ( $\overline{\text{RI}}$ ) of the modem status register. Bit 2 (TERI) of the modem status register indicates that RI has transitioned from a low to a high level since the last read from the modem status register. If the modem status interrupt is enabled when this transition occurs, an interrupt is generated.
RTS	21	0	Request to send. When active, $\overline{RTS}$ informs the modem or data set that the ACE is ready to receive data. $\overline{RTS}$ is set to the active level by setting the $\overline{RTS}$ modem control register bit and is set to the inactive (high) level either as a result of a master reset or during loop mode operations or by clearing bit 1 ( $\overline{RTS}$ ) of the MCR. In the auto- $\overline{RTS}$ mode, $\overline{RTS}$ is set to the inactive level by the receiver threshold control logic.
SIN	6	I	Serial data input. SIN is serial data input from a connected communications device.
SOUT	7	0	Serial data output. SOUT is composite serial data output to a connected communication device. SOUT is set to the marking (high) level as a result of master reset.
V <sub>CC</sub>	28		2.25-V to 5.5-V power supply voltage
V <sub>SS</sub>	13		Supply common
WR1	12	I	Write inputs. When either $\overline{WR1}$ or WR2 is active (low or high, respectively) and while the ACE is selected, the CPU is allowed to write control words or data into a selected ACE register.

SLLS597E-APRIL 2004-REVISED DECEMBER 2008

## TERMINAL FUNCTIONS (FOR RHB PACKAGE) (continued)

TERMINAL		I/O	DESCRIPTION
NAME	NO.	1/0	DESCRIPTION
XIN XOUT	10 11	I/O	External clock. XIN and XOUT connect the ACE to the main timing reference (clock or crystal).



## **TERMINAL FUNCTIONS (FOR ZQS PACKAGE)**

TERI	MINAL		
NAME	NO.	I/O	DESCRIPTION
A0 A1 A2	D5 E5 E4	ı	Register select. A0–A2 are used during read and write operations to select the ACE register to read from or write to. See Table 1 for register addresses, and see the ADS description.
CS2	D1	I	Chip select. When $\overline{\text{CS2}}$ is low, the ACE is selected. When $\overline{\text{CS2}}$ is high, the ACE remains inactive.
CTS	C4	I	Clear to send. CTS is a modern status signal. Its condition can be checked by reading bit 4 (CTS) of the modern status register. Bit 0 (ΔCTS) of the modern status register indicates that CTS has changed states since the last read from the modern status register. If the modern status interrupt is enabled when CTS changes levels and the auto-CTS mode is not enabled, an interrupt is generated. CTS is also used in the auto-CTS mode to control the transmitter.
D0 D1 D2 D3 D4 D5 D6 D7	A4 B4 A3 B3 A2 A1 C3 B1	I/O	Data bus. Eight data lines with 3-state outputs provide a bidirectional path for data, control, and status information between the ACE and the CPU.
INTRPT	D4	0	Interrupt. When active (high), INTRPT informs the CPU that the ACE has an interrupt to be serviced. Four conditions that cause an interrupt to be issued are: a receiver error, received data that is available or timed out (FIFO mode only), an empty transmitter holding register, or an enabled modem status interrupt. INTRPT is reset (deactivated) either when the interrupt is serviced or as a result of a master reset.
MR	B5		Master reset. When active (high), MR clears most ACE registers and sets the levels of various output signals (see Table 2).
RD1	D3	I	Read input. When $\overline{\text{RD1}}$ is active (low) while the ACE is selected, the CPU is allowed to read status information or data from a selected ACE register.
RTS	C5	0	Request to send. When active, $\overline{RTS}$ informs the modem or data set that the ACE is ready to receive data. $\overline{RTS}$ is set to the active level by setting the $\overline{RTS}$ modem control register bit and is set to the inactive (high) level either as a result of a master reset or during loop mode operations or by clearing bit 1 ( $\overline{RTS}$ ) of the MCR. In the auto- $\overline{RTS}$ mode, $\overline{RTS}$ is set to the inactive level by the receiver threshold control logic.
SIN	C1	I	Serial data input. SIN is serial data input from a connected communications device.
SOUT	C2	0	Serial data output. SOUT is composite serial data output to a connected communication device. SOUT is set to the marking (high) level as a result of master reset.
V <sub>CC</sub>	A5		2.25-V to 5.5-V power supply voltage
V <sub>SS</sub>	E3		Supply common, ground
WR1	D2	I	Write input. When WR1 is active (low) and while the ACE is selected, the CPU is allowed to write control words or data into a selected ACE register.
XIN XOUT	E1 E2	I/O	External clock. XIN and XOUT connect the ACE to the main timing reference (clock or crystal).

## **ABSOLUTE MAXIMUM RATINGS**(1)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range <sup>(2)</sup>		-0.5	7	V
$V_{I}$	Input voltage range at any input		-0.5	7	V
Vo	Output voltage range		-0.5	7	V
_	Operating free air temperature range	TL16C550D	0	70	°C
$T_A$	Operating free-air temperature range	TL16C550DI	-40	7 7 7 70 85 150	°C
T <sub>stg</sub>	Storage temperature range		-65	150	°C
· I	Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds	PT/PFB packages		260	°C

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## RECOMMENDED OPERATING CONDITIONS 2.5 V ±10%

		MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage	2.25	2.5	2.75	V
VI	Input voltage	0		V <sub>CC</sub>	V
$V_{IH}$	High-level input voltage	1.8		2.75	V
$V_{IL}$	Low-level input voltage	-0.3		0.6	V
Vo	Output voltage	0		$V_{CC}$	V
$I_{OH}$	High-level output current (all outputs)			1	mA
I <sub>OL</sub>	Low-level output current (all outputs)			2	mA
	Oscillator/clock speed			16	MHz

## 3.3 V ±10%

		MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply voltage	3	3.3	3.6	V
VI	Input voltage	0		V <sub>CC</sub>	V
$V_{IH}$	High-level input voltage	0.7 × V <sub>CC</sub>			V
$V_{IL}$	Low-level input voltage			$0.3 \times V_{CC}$	V
$V_{O}$	Output voltage	0		$V_{CC}$	V
$I_{OH}$	High-level output current (all outputs)			1.8	mA
I <sub>OL</sub>	Low-level output current (all outputs)			3.2	mA
	Oscillator/clock speed			20	MHz
	Oscillator/clock speed (ZQS package only)			48	MHz

<sup>(2)</sup> All voltage values with respect to V<sub>SS</sub>.



## 5 V ±10%

			MIN	NOM	MAX	UNIT	
$V_{CC}$	Supply voltage		4.5	5	5.5	V	
$V_{I}$	Input voltage		0		$V_{CC}$	V	
V	High level input voltage	Except XIN	2			V	
$V_{IH}$	High-level input voltage	XIN	0.7 × V <sub>CC</sub>		5 5.5 V <sub>CC</sub> 0.8  0.3 × V <sub>CC</sub> V <sub>CC</sub> 4 4	V	
		Except XIN			0.8		
$V_{IL}$	Low-level input voltage	XIN				V	
Vo	Output voltage		0		V <sub>CC</sub>	V	
$I_{OH}$	High-level output current (all outputs)				4	mA	
I <sub>OL</sub>	Low-level output current (all outputs)				4	mA	
	Oscillator/clock speed				24	MHz	

## **ELECTRICAL CHARACTERISTICS** 2.5 V Nominal

over operating ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CO	NDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
V <sub>OH</sub>	High-level output voltage (2)	$I_{OH} = -1 \text{ mA}$		1.8			V
V <sub>OL</sub>	Low-level output voltage (2)	I <sub>OL</sub> = 2 mA				0.5	V
IĮ	Input current	$V_{CC} = 3.6 \text{ V},$ $V_{I} = 0 \text{ to } 3.6 \text{ V},$	V <sub>SS</sub> = 0, All other terminals floating			10	μΑ
I <sub>OZ</sub>	High-impedance-state output current	V <sub>CC</sub> = 3.6 V, V <sub>I</sub> = 0 to 3.6 V,	V <sub>SS</sub> = 0,			±20	
	ourient	Chip selected in write mod	le or chip deselect				
		$V_{CC} = 3.6 \text{ V},$	$T_A = 25^{\circ}C$ ,				
I <sub>CC</sub>	Supply current	SIN, DSR, DCD, CTS, and RI at 2 V,					mA
icc	Зирріу сипепі	All other inputs are 0.8 V, No load on outputs,				8	110.
C <sub>i(CLK)</sub>	Clock input capacitance	V - 0			15	20	pF
C <sub>o(CLK)</sub>	Clock output capacitance	V <sub>CC</sub> = 0, f = 1 MHz,	$V_{SS} = 0$ ,		20	30	pF
C <sub>i</sub>	Input capacitance	All other terminals	$T_A = 25^{\circ}C$		6	10	pF
Co	Output capacitance	grounded			10	10	pF

<sup>(1)</sup> All typical values are at  $V_{CC}$  = 2.5 V and  $T_A$  = 25°C. (2) These parameters apply for all outputs except XOUT.

#### 3.3 V Nominal

over operating ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CO	NDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
V <sub>OH</sub>	High-level output voltage <sup>(2)</sup>	$I_{OH} = -1 \text{ mA}$		2.4			V
V <sub>OL</sub>	Low-level output voltage (2)	I <sub>OL</sub> = 2 mA				0.5	V
I	Input current	$V_{CC} = 3.6 \text{ V},$ $V_{I} = 0 \text{ to } 3.6 \text{ V},$	V <sub>SS</sub> = 0, All other terminals floating			10	μΑ
I <sub>OZ</sub>	High-impedance-state output current	V <sub>CC</sub> = 3.6 V, V <sub>I</sub> = 0 to 3.6 V,	V <sub>SS</sub> = 0,			±20	μΑ
	Carrent	Chip selected in write mode or chip deselect					
		$V_{CC} = 3.6 \text{ V},$	$T_A = 25^{\circ}C$ ,				
I <sub>cc</sub>	Supply current	SIN, DSR, DCD, CTS, and RI at 2 V,			8	mA	
	опрру синен	All other inputs are 0.8 V, No load on outputs,			O		
C <sub>i(CLK)</sub>	Clock input capacitance	V - 0			15	20	pF
C <sub>o(CLK)</sub>	Clock output capacitance	V <sub>CC</sub> = 0, f = 1 MHz,	$V_{SS} = 0$ ,		20	30	pF
C <sub>i</sub>	Input capacitance		V <sub>SS</sub> = 0, T <sub>A</sub> = 25°C		6	10	pF
C <sub>o</sub>	Output capacitance	grounded			10	20	pF

#### **5 V Nominal**

over operating ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CO	NDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
V <sub>OH</sub>	High-level output voltage (2)	$I_{OH} = -1 \text{ mA}$		4.0			V
V <sub>OL</sub>	Low-level output voltage (2)	I <sub>OL</sub> = 2 mA				0.4	V
Iį	Input current	$V_{CC} = 3.6 \text{ V},$ $V_{I} = 0 \text{ to } 3.6 \text{ V},$	V <sub>SS</sub> = 0, All other terminals floating			10	μΑ
l <sub>OZ</sub>	High-impedance-state output current	$V_{CC} = 3.6 \text{ V},$ $V_I = 0 \text{ to } 3.6 \text{ V},$ Chip selected in write mod	$V_{SS} = 0$ ,			±20	μΑ
Icc	Supply current	V <sub>CC</sub> = 3.6 V, SIN, <del>DSR</del> , <del>DCD</del> , <del>CTS</del> , and All other inputs are 0.8 V, No load on outputs,	T <sub>A</sub> = 25°C, I <del>RI</del> at 2 V, XTAL1 at 4 MHz,			10	mA
C <sub>i(CLK)</sub>	Clock input capacitance	V 0			15	20	pF
C <sub>o(CLK)</sub>	Clock output capacitance	− V <sub>CC</sub> = 0,   f = 1 MHz,	$V_{SS} = 0$ ,		20	30	pF
C <sub>i</sub>	Input capacitance	All other terminals	$T_A = 25^{\circ}C$		6	10	pF
Co	Output capacitance	grounded			10	20	pF

All typical values are at  $V_{CC}$  = 3.3 V and  $T_A$  = 25°C. These parameters apply for all outputs except XOUT.

<sup>(1)</sup> All typical values are at  $V_{CC} = 5 \text{ V}$  and  $T_A = 25^{\circ}\text{C}$ . (2) These parameters apply for all outputs except XOUT.



## **SYSTEM TIMING REQUIREMENTS**

over recommended ranges of supply voltage and operating free-air temperature

		ALT. SYMBOL	TEST CONDITIONS	MIN MAX	UNIT
t <sub>cR</sub>	Cycle time, read (t <sub>w7</sub> + t <sub>d8</sub> + t <sub>d9</sub> )	RC		87	ns
t <sub>cW</sub>	Cycle time, write (t <sub>w6</sub> + t <sub>d5</sub> + t <sub>d6</sub> )	WC		87	ns
			f = 16 MHz Max, V <sub>CC</sub> = 2.5 V, See Figure 5	25	
			$f = 20 \text{ MHz Max}, V_{CC} = 3.3 \text{ V},$ See Figure 5	20	
t <sub>w1</sub>	Pulse duration, clock high	t <sub>хн</sub>	f = 24 MHz Max, V <sub>CC</sub> = 5 V, See Figure 5	18	ns
			$f = 48$ MHz Max, $V_{CC} = 3.3$ V, See Figure 5 (ZQS package only)	8	
			f = 16 MHz Max, V <sub>CC</sub> = 2.5 V, See Figure 5	25	
			$f = 20 \text{ MHz Max}, V_{CC} = 3.3 \text{ V},$ See Figure 5	20	
t <sub>w2</sub>	Pulse duration, clock low	$t_{XL}$	f = 24 MHz Max, V <sub>CC</sub> = 5 V, See Figure 5	18	ns
			f = 48 MHz Max, V <sub>CC</sub> = 3.3 V, See Figure 5 (ZQS package only)		
t <sub>w5</sub>	Pulse duration, ADS low	tADS	See Figure 6 and Figure 7	9	ns
t <sub>w6</sub>	Pulse duration, WR	t <sub>WR</sub>	See Figure 6	40	ns
t <sub>w7</sub>	Pulse duration, $\overline{\text{RD}}$	t <sub>RD</sub>	See Figure 7	40	ns
t <sub>w8</sub>	Pulse duration, MR	t <sub>MR</sub>		1	μs
t <sub>su1</sub>	Setup time, address valid before $\overline{\text{ADS}}\uparrow$	t <sub>AS</sub>	See Figure 6 and Figure 7	8	ns
t <sub>su2</sub>	Setup time, CS valid before ADS↑	t <sub>CS</sub>	See rigule o and rigule r	0	2
t <sub>su3</sub>	Setup time, data valid before WR1↑ or WR2↓	tDS	See Figure 6	15	ns
t <sub>su4</sub>	Setup time, CTS↑ before midpoint of stop bit		See Figure 17	10	ns
t <sub>h1</sub>	Hold time, address low after ADS↑	t <sub>AH</sub>	See Figure 6 and Figure 7	0	ns
t <sub>h2</sub>	Hold time, CS valid after ADS↑	t <sub>CH</sub>	See Figure 6 and Figure 7	O O	113
t <sub>h3</sub>	Hold time, CS valid after WR1↑ or WR2↓	t <sub>WCS</sub>	See Figure 6	10	ns
t <sub>h4</sub>	Hold time, address valid after WR1↑ or WR2↓	t <sub>WA</sub>	See Figure 0	10	113
t <sub>h5</sub>	Hold time, data valid after WR1↑ or WR2↓	t <sub>DH</sub>	See Figure 6	5	ns
t <sub>h6</sub>	Hold time, CS valid after RD1↑ or RD2↓	t <sub>RCS</sub>	See Figure 7	10	ns
t <sub>h7</sub>	Hold time, address valid after RD1↑ or RD2↓	t <sub>RA</sub>	See Figure 6	20	ns
t <sub>d4</sub>	Delay time, CS valid before $\overline{\text{WR1}}\downarrow$ or $\text{WR2}\uparrow^{(1)}$	t <sub>CSW</sub>	See Figure 6	7	nc
t <sub>d5</sub>	Delay time, address valid before $\overline{\text{WR1}}\downarrow$ or $\text{WR2}\uparrow^{(1)}$	t <sub>AW</sub>	See Figure 6	7	ns
t <sub>d6</sub>	Delay time, write cycle, WR1↑ or WR2↓ to ADS↓	t <sub>WC</sub>	See Figure 6	40	ns
t <sub>d7</sub>	Delay time, CS valid to RD1↓ or RD2↑.	tCSR	See Figure 7	7	ne
t <sub>d8</sub>	Delay time, address valid to RD1↓ or RD2↑ <sup>(1)</sup>	t <sub>AR</sub>	Gee Figure /	,	ns
t <sub>d9</sub>	Delay time, read cycle, RD1↑ or RD2↓ to ADS↓	t <sub>RC</sub>	See Figure 7	40	ns
t <sub>d10</sub>	Delay time, RD1 to data valid	t <sub>RVD</sub>	C <sub>L</sub> = 75 pF, Figure 7	45	ns
t <sub>d11</sub>	Delay time, RD1↑ or RD2↓ to floating data	t <sub>HZ</sub>	C <sub>L</sub> = 75 pF, See Figure 7	20	ns

<sup>(1)</sup> Only applies when  $\overline{ADS}$  is low.

## SYSTEM SWITCHING CHARACTERISTICS(1)

over recommended ranges of supply voltage and operating free-air temperature

PARAMETER	ALT. SYMBOL	TEST CONDITIONS	MIN MAX	UNIT
$t_{dis(R)} \  \   \text{Disable time, } \overline{RD1} \!\downarrow \uparrow \text{ or } RD2 \!\uparrow \!\downarrow \text{ to } DDIS \!\uparrow \!\downarrow$	t <sub>RDD</sub>	C <sub>L</sub> = 75 pF, Figure 7	20	ns

<sup>(1)</sup> Charge and discharge are determined by V<sub>OL</sub>, V<sub>OH</sub>, and external loading.

#### **BAUD GENERATOR SWITCHING CHARACTERISTICS**

over recommended ranges of supply voltage and operating free-air temperature, C<sub>L</sub> = 75 pF (For PT and PFB packages only)

	PARAMETER	ALT. SYMBOL	TEST CONDITIONS	MIN	MAX	UNIT
t <sub>w3</sub>	Pulse duration, BADOUT low	$t_{LW}$	$f = 24 \text{ MHz}, CLK \div 2, V_{CC} = 5 \text{ V},$	35		nc
t <sub>w4</sub>	Pulse duration, BADOUT high	t <sub>HW</sub>	See Figure 5	35		ns
t <sub>d1</sub>	Delay time, XIN↑ to BADOUT↑	t <sub>BLD</sub>	See Figure 5		45	ns
t <sub>d2</sub>	Delay time, XIN↑↓ to BADOUT↓	t <sub>BHD</sub>	See Figure 5		45	ns

## **RECEIVER SWITCHING CHARACTERISTICS<sup>(1)</sup>**

over recommended ranges of supply voltage and operating free-air temperature

	PARAMETER	ALT. SYMBOL	TEST CONDITIONS	MIN MAX	UNIT
t <sub>d12</sub>	Delay time, RCLK to sample	t <sub>SCD</sub>	See Figure 8	10	ns
t <sub>d13</sub>	Delay time, stop to set INTRPT or read RBR to ISI interrupt or stop to RXRDY↓	t <sub>SINT</sub>	See Figure 5, Figure 9, Figure 10, Figure 11, Figure 12	1	RCL K cycle
t <sub>d14</sub>	Delay time, read RBR/LSR to reset INTRPT	t <sub>RINT</sub>	C <sub>L</sub> = 75 pF, See Figure 5, Figure 9, Figure 10, Figure 11, Figure 12	70	ns

<sup>(1)</sup> In the FIFO mode, the read cycle (RC) = 425 ns (min) between reads of the receive FIFO and the status registers (interrupt identification register or line status register).

## TRANSMITTER SWITCHING CHARACTERISTICS(1)

over recommended ranges of supply voltage and operating free-air temperature

	PARAMETER	ALT. SYMBOL	TEST CONDITIONS	MIN	MAX	UNIT
t <sub>d15</sub>	Delay time, initial write to transmit start	t <sub>IRS</sub>	See Figure 13	8	24	baudout cycles
t <sub>d16</sub>	Delay time, start to INTRPT	t <sub>STI</sub>	See Figure 13	8	10	baudout cycles
t <sub>d17</sub>	Delay time, WR1 (WR THR) to reset INTRPT	t <sub>HR</sub>	C <sub>L</sub> = 75 pF, See Figure 13		50	ns
t <sub>d18</sub>	Delay time, initial write to INTRPT (THRE <sup>(1)</sup> )	t <sub>SI</sub>	See Figure 13	16	34	baudout cycles
t <sub>d19</sub>	Delay time, read IIR <sup>(2)</sup> to reset INTRPT (THRE <sup>(1)</sup> )	t <sub>IR</sub>	C <sub>L</sub> = 75 pF, See Figure 13		35	ns
t <sub>d20</sub>	Delay time, write to TXRDY inactive	t <sub>WXI</sub>	C <sub>L</sub> = 75 pF, See Figure 14 and Figure 15		35	ns
t <sub>d21</sub>	Delay time, start to TXRDY active	t <sub>SXA</sub>	C <sub>L</sub> = 75 pF, See Figure 14 and Figure 15		9	baudout cycles

<sup>(1)</sup> THRE = transmitter holding register empty

<sup>(2)</sup> IIR = Interrupt identification register



## MODEM CONTROL SWITCHING CHARACTERISTICS(1)

over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 75 \text{ pF}$ 

	PARAMETER	ALT. SYMBOL	TEST CONDITIONS	MIN	MAX	UNIT
t <sub>d22</sub>	Delay time, WR2 MCR to output	t <sub>MDO</sub>	See Figure 15		50	ns
t <sub>d23</sub>	Delay time, modem interrupt to set INTRPT	t <sub>SIM</sub>	See Figure 16		35	ns
t <sub>d24</sub>	Delay time, RD2 MSR to reset INTRPT	t <sub>RIM</sub>	See Figure 16		40	ns
t <sub>d25</sub>	Delay time, CTS low to SOUT↓		See Figure 17		24	baudout cycles
t <sub>d26</sub>	Delay time, RCV threshold byte to RTS↑		See Figure 18		2	baudout cycles
t <sub>d27</sub>	Delay time, read of last byte in receive FIFO to $\overline{\text{RTS}}{\downarrow}$		See Figure 18		2	baudout cycles
t <sub>d28</sub>	Delay time, first data bit of 16th character to $\overline{\text{RTS}} \uparrow$		See Figure 19		2	baudout cycles
t <sub>d29</sub>	Delay time, RBRRD low to RTS↓		See Figure 19		2	baudout cycles

(1) THRE = transmitter holding register empty

#### PARAMETER MEASUREMENT INFORMATION





Figure 5. Baud Generator Timing Waveforms (for PT and PFB Packages Only)






- A. Applicable only when  $\overline{ADS}$  is low
- B. The ADS, CSO, CS1, and WR2 signals are applicable only to the PT and PFB packages.

Figure 6. Write Cycle Timing Waveforms






- A. Applicable only when ADS is low
- B. The ADS, CSO, CS1, and WR2 signals are applicable only to the PT and PFB packages.

Figure 7. Read Cycle Timing Waveforms






A. The RD2 signal is applicable only to the PT and PFB packages.


Figure 8. Receiver Timing Waveforms





A. For a time-out interrupt,  $t_{d13} = 9$  RCLKs.


Figure 9. Receive FIFO First Byte (Sets DR Bit) Waveforms



- A. The RD2 signal is applicable only to the PT and PFB packages.
- B. For a time-out interrupt,  $t_{d13} = 9$  RCLKs.


Figure 10. Receive FIFO Bytes Other Than the First Byte (DR Internal Bit Already Set) Waveforms





- A. The RXRDY signal is applicable only to the PT and PFB packages.
- B. This is the reading of the last byte in the FIFO.
- C. For a time-out interrupt,  $t_{d13} = 9$  RCLKs.

Figure 11. Receiver Ready (RXRDY) Waveforms, FCR0 = 0 or FCR0 = 1 and FCR3 = 0 (Mode 0)



- The RXRDY signal is applicable only to the PT and PFB packages.
- B. This is the reading of the last byte in the FIFO.
- C. For a time-out interrupt,  $t_{d13} = 9$  RCLKs.

Figure 12. Receiver Ready (RXRDY) Waveforms, FCR0 = 1 and FCR3 = 1 (Mode 1)








Figure 13. Transmitter Timing Waveforms



A. The TXRDY signal is applicable only to the PT and PFB packages.


Figure 14. Transmitter Ready (TXRDY) Waveforms, FCR0 = 0 or FCR0 = 1 and FCR3 = 0 (Mode 0)



A. The  $\overline{\text{TXRDY}}$  signal is applicable only to the PT and PFB packages.

Figure 15. Transmitter Ready (TXRDY) Waveforms, FCR0 = 1 and FCR3 = 1 (Mode 1)





A. The OUT1, OUT2, RD2, and WR2 signals are applicable only to the PT and PFB packages.

Figure 16. Modem Control Timing Waveforms




Figure 17. CTS and SOUT Autoflow Control Timing (Start and Stop) Waveforms




Figure 18. Auto-RTS Timing for RCV Threshold of 1, 4, or 8 Waveforms






Figure 19. Auto-RTS Timing for RCV Threshold of 14 Waveforms



#### **APPLICATION INFORMATION**




Figure 20. Basic TL16C550D Configuration (for PT and PFB Packages)




Figure 21. Basic TL16C550D Configuration (for RHB Package)






Figure 22. Basic TL16C550D Configuration (for ZQS Package)




Figure 23. Typical Interface for a High-Capacity Data Bus






Figure 24. Typical TL16C550D Connection to a CPU (for PT and PFB Packages)






Figure 25. Typical TL16C550D Connection to a CPU (for RHB Package)






Figure 26. Typical TL16C550D Connection to a CPU (for ZQS Package)



#### PRINCIPLES OF OPERATION

**Table 1. Register Selection** 

DLAB <sup>(1)</sup>	A2	A1	Α0	REGISTER
0	L	L	L	Receiver buffer (read), transmitter holding register (write)
0	L	L	Н	Interrupt enable register
Х	L	Н	L	Interrupt identification register (read only)
Х	L	Н	L	FIFO control register (write)
Х	L	Н	Н	Line control register
Х	Н	L	L	Modem control register
Х	Н	L	Н	Line status register
Х	Н	Н	L	Modem status register
Х	Н	Н	Н	Scratch register
1	L	L	L	Divisor latch (LSB)
1	L	L	Н	Divisor latch (MSB)

<sup>(1)</sup> The divisor latch access bit (DLAB) is the most significant bit (MSB) of the line control register. The DLAB signal is controlled by writing to this bit location (see Table 4).

#### **Table 2. ACE Reset Functions**

REGISTER/SIGNAL	RESET CONTROL	RESET STATE
Interrupt enable register	Master reset	All bits cleared (0-3 forced and 4-7 permanent)
Interrupt identification register	Master reset	Bit 0 is set, bits 1, 2, 3, 6, and 7 are cleared, and bits 4–5 are permanently cleared
FIFO control register	Master reset	All bits cleared
Line control register	Master reset	All bits cleared
Modem control register	Master reset	All bits cleared (6-7 permanent)
Line status register	Master reset	Bits 5 and 6 are set; all other bits are cleared
Modem status register	Master reset	Bits 0-3 are cleared; bits 4-7 are input signals
SOUT	Master reset	High
INTRPT (receiver error flag)	Read LSR/MR	Low
INTRPT (received data available)	Read RBR/MR	Low
INTRPT (transmitter holding register empty)	Read IR/write THR/MR	Low
INTRPT (modem status changes)	Read MSR/MR	Low
OUT2	Master reset	High
RTS	Master reset	High
DTR	Master reset	High
OUT1	Master reset	High
Scratch register	Master reset	No effect
Divisor latch (LSB and MSB) registers	Master reset	No effect
Receiver buffer register	Master reset	No effect
Transmitter holding register	Master reset	No effect
RCVR FIFO	MR/FCR1 – FCR0/ΔFCR0	All bits cleared
XMIT FIFO	MR/FCR2 – FCR0/ΔFCR0	All bits cleared

## **Accessible Registers**

The system programmer, using the CPU, has access to and control over any of the ACE registers that are summarized in Table 2. These registers control ACE operations, receive data, and transmit data. Descriptions of these registers follow Table 3.



#### Table 3. Summary of Accessible Registers

						REGISTE	R ADDRESS					
	0DLAB =	0DLAB = 0	1DLAB = 0	2	2	3	4	5	6	7	0DLAB = 1	1DLAB = 1
BIT NO.	Receiver Buffer Register (Read Only)	Transmitter Holding Register (Write Only)	Interrupt Enable Register	Interrupt Indent. Register (Read Only)	FIFO Control Register (Write Only)	Line Control Register	Modem Control Register	Line Status Register	Modem Status Register	Scratch Register	Divisor Latch (LSB)	Latch (MSB)
	RBR	THR	IER	IIR	FCR	LCR	MCR	LSR	MSR	SCR	DLL	DLM
0	Data Bit	Data Bit 0	Enable Received Data Available Interrupt (ERBI)	0 if Interrupt Pending	FIFO Enable	Word Length Select Bit 0 (WLS0)	Data Terminal Ready	Data Ready (DR)	Delta Clear to Send (ΔCTS)	Bit 0	Bit 0	Bit 8
1	Data Bit 1	Data Bit 1	Enable Transmitter Holding Register Empty Interrupt (ETBEI)	Interrupt ID Bit 1	Receiver FIFO Reset	Word Length Select Bit 1 (WLS1)	Request to Send (RTS)	Overrun Error (OE)	Delta Data Set Ready (ΔDSR)	Bit 1	Bit 1	Bit 9
2	Data Bit 2	Data Bit 2	Enable Receiver Line Status Interrupt (ELSI)	Interrupt ID Bit 2	Transmitter FIFO Reset	Number of Stop Bits (STB)	OUT1	Parity Error (PE)	Trailing Edge Ring Indicator (TERI)	Bit 2	Bit 2	Bit 10
3	Data Bit 3	Data Bit 3	Enable Modem Status Interrupt (EDSSI)	Interrupt ID Bit 3 <sup>(2)</sup>	DMA Mode Select	Parity Enable (PEN)	OUT2	Framing Error (FE)	Delta Data Carrier Detect (ΔDCD)	Bit 3	Bit 3	Bit 11
4	Data Bit 4	Data Bit 4	0	0	Reserved	Even Parity Select (EPS)	Loop	Break Interrupt	Clear to Send (CTS)	Bit 4	Bit 4	Bit 12
5	Data Bit 5	Data Bit 5	0	0	Reserved	Stick Parity	Autoflow Control Enable (AFE)	Transmitter Holding Register (THRE)	Data Set Ready (DSR)	Bit 5	Bit 5	Bit 13
6	Data Bit 6	Data Bit 6	0	FIFOs Enabled <sup>(2)</sup>	Receiver Trigger (LSB)	Break Control	0	Transmitter Empty (TEMT)	Ring Indicator (RI)	Bit 6	Bit 6	Bit 14
7	Data Bit 7	Data Bit 7	0		Receiver Trigger (MSB)	Divisor Latch Access Bit (DLAB)	0	Error in RCVR FIFO <sup>(2)</sup>	Data Carrier Detect (DCD)	Bit 7	Bit 7	Bit 15

<sup>(1)</sup> Bit 0 is the least significant bit. It is the first bit serially transmitted or received.

#### FIFO Control Register (FCR)

The FCR is a write-only register at the same location as the IIR, which is a read-only register. The FCR enables and clears the FIFOs, sets the receiver FIFO trigger level, and selects the type of DMA signaling.

- Bit 0: This bit, when set, enables the transmitter and receiver FIFOs. Bit 0 must be set when other FCR bits are written to or they are not programmed. Changing this bit clears the FIFOs.
- Bit 1: This bit, when set, clears all bytes in the receiver FIFO and clears its counter. The shift register is not cleared. The 1 that is written to this bit position is self-clearing.
- Bit 2: This bit, when set, clears all bytes in the transmit FIFO and clears its counter. The shift register is not cleared. The 1 that is written to this bit position is self-clearing.
- Bit 3: When FCR0 is set, setting FCR3 causes RXRDY and TXRDY to change from level 0 to level 1.
- Bits 4 and 5: These two bits are reserved for future use.
- Bits 6 and 7: These two bits set the trigger level for the receiver FIFO interrupt (see Table 4).

<sup>(2)</sup> These bits are always 0 in the TL16C450 mode.



#### Table 4. Receiver FIFO Trigger Level

BIT 7	BIT 6	RECEIVER FIFO TRIGGER LEVEL (BYTES)
0	0	01
0	1	04
1	0	08
1	1	14

## FIFO Interrupt Mode Operation

When the receiver FIFO and receiver interrupts are enabled (FCR0 = 1, IER0 = 1, IER2 = 1), a receiver interrupt occurs as follows:

- 1. The received data available interrupt is issued to the microprocessor when the FIFO has reached its programmed trigger level. It is cleared when the FIFO drops below its programmed trigger level.
- 2. The IIR receive data available indication also occurs when the FIFO trigger level is reached, and like the interrupt, it is cleared when the FIFO drops below the trigger level.
- 3. The receiver line status interrupt (IIR = 06) has higher priority than the received data available (IIR = 04) interrupt.
- 4. The data ready bit (LSR0) is set when a character is transferred from the shift register to the receiver FIFO. It is cleared when the FIFO is empty.

When the receiver FIFO and receiver interrupts are enabled:

- 1. FIFO time-out interrupt occurs if the following conditions exist:
  - a. At least one character is in the FIFO.
  - b. The most recent serial character was received more than four continuous character times ago (if two stop bits are programmed, the second one is included in this time delay).
  - c. The most recent microprocessor read of the FIFO has occurred more than four continuous character times before. This causes a maximum character received command to interrupt an issued delay of 160 ms at a 300-baud rate with a 12-bit character.
- 2. Character times are calculated by using the RCLK input for a clock signal (makes the delay proportional to the baud rate).
- 3. When a time-out interrupt has occurred, it is cleared and the timer is cleared when the microprocessor reads one character from the receiver FIFO.
- 4. When a time-out interrupt has not occurred, the time-out timer is cleared after a new character is received or after the microprocessor reads the receiver FIFO.

When the transmitter FIFO and THRE interrupts are enabled (FCR0 = 1, IER1 = 1), transmit interrupts occur as follows:

- 1. The transmitter-holding-register-empty interrupt [IIR (3-0) = 2] occurs when the transmit FIFO is empty. It is cleared [IIR (3-0) = 1] when the THR is written to (1 to 16 characters may be written to the transmit FIFO while servicing this interrupt) or the IIR is read.
- 2. The transmitter-holding-register-empty interrupt is delayed one character time minus the last stop bit time when there have not been at least two bytes in the transmitter FIFO at the same time since the last time that the FIFO was empty. The first transmitter interrupt after changing FCR0 is immediate if it is enabled.

## **FIFO-Polled Mode Operation**

With FCR0 = 1 (transmitter and receiver FIFOs enabled), clearing IER0, IER1, IER2, IER3, or all four to 0 puts the ACE in the FIFO-polled mode of operation. Because the receiver and transmitter are controlled separately, either one or both can be in the polled mode of operation.

In this mode, the user program checks receiver and transmitter status using the LSR. As stated previously:

- LSR0 is set as long as one byte is in the receiver FIFO.
- LSR1 through LSR4 specify which error(s) have occurred. Character error status is handled the same way as when in the interrupt mode; the IIR is not affected since IER2 = 0.
- LSR5 indicates when the THR is empty.

Submit Documentation Feedback

Copyright © 2004–2008, Texas Instruments Incorporated

 LSR6 indicates that both the THR and TSR are empty. LSR7 indicates whether any errors are in the receiver FIFO.

There is no trigger level reached or time-out condition indicated in the FIFO-polled mode. However, the receiver and transmitter FIFOs are still fully capable of holding characters.

## Interrupt Enable Register (IER)

The IER enables each of the five types of interrupts (see Table 5) and enables INTRPT in response to an interrupt generation. The IER can also disable the interrupt system by clearing bits 0 through 3. The contents of this register are summarized in Table 3 and are described in the following bullets.

- Bit 0: When set, this bit enables the received data available interrupt.
- Bit 1: When set, this bit enables the THRE interrupt.
- Bit 2: When set, this bit enables the receiver line status interrupt.
- Bit 3: When set, this bit enables the modem status interrupt.
- Bits 4 through 7: These bits are not used (always cleared).

## Interrupt Identification Register (IIR)

The ACE has an on-chip interrupt generation and prioritization capability that permits a flexible interface with the most popular microprocessors.

The ACE provides four prioritized levels of interrupts:

- Priority 1 Receiver line status (highest priority)
- Priority 2 Receiver data ready or receiver character time-out
- Priority 3 Transmitter holding register empty
- Priority 4 Modem status (lowest priority)

When an interrupt is generated, the IIR indicates that an interrupt is pending and encodes the type of interrupt in its three least significant bits (bits 0, 1, and 2). The contents of this register are summarized in Table 3 and described in Table 5. Detail on each bit is as follows:

- Bit 0: This bit is used either in a hardwire-prioritized or polled-interrupt system. When bit 0 is cleared, an interrupt is pending. If bit 0 is set, no interrupt is pending.
- Bits 1 and 2: These two bits identify the highest priority interrupt pending as indicated in Table 3.
- Bit 3: This bit is always cleared in TL16C450 mode. In FIFO mode, bit 3 is set with bit 2 to indicate that a time-out interrupt is pending.
- Bits 4 and 5: These two bits are not used (always cleared).
- Bits 6 and 7: These bits are always cleared in TL16C450 mode. They are set when bit 0 of the FIFO control
  register is set.

**Table 5. Interrupt Control Functions** 

INTER	RUPT II REG	DENTIFIC	CATION	PRIORITY LEVEL	INTERRIPTIVE INTERRIPTSOURCE		INTERRUPT RESET METHOD
BIT 3	BIT 2	BIT 1	BIT 0	LEVEL			WEIROD
0	0	0	1	None	None	None	None
0	1	1	0	1	Receiver line status	Overrun error, parity error, framing error, or break interrupt	Read the line status register
0	1	0	0	2	Received data available	Receiver data available in the TL16C450 mode or trigger level reached in the FIFO mode	Read the receiver buffer register
1	1	0	0	2	Character time-out indication	No characters have been removed from or input to the receiver FIFO during the last four character times, and there is at least one character in it during this time	Read the receiver buffer register

Copyright © 2004–2008, Texas Instruments Incorporated



#### Table 5. Interrupt Control Functions (continued)

INTERRUPT IDENTIFICATION REGISTER				PRIORITY LEVEL	INTERRUPT TYPE	INTERRUPT SOURCE	INTERRUPT RESET METHOD
BIT 3	BIT 2	BIT 1	BIT 0	LEVEL			METHOD
0	0	1	0	3	Transmitter holding register empty	Transmitter holding register empty	Read the interrupt identification register (if source of interrupt) or writing into the transmitter holding register
0	0	0	0	4	Modem status	Clear to send, data set ready, ring indicator, or data carrier detect	Read the modem status register

## Line Control Register (LCR)

The system programmer controls the format of the asynchronous data communication exchange through the LCR. In addition, the programmer is able to retrieve, inspect, and modify the contents of the LCR; this eliminates the need for separate storage of the line characteristics in system memory. The contents of this register are summarized in Table 3 and described in the following bulleted list.

Bits 0 and 1: These two bits specify the number of bits in each transmitted or received serial character. These
bits are encoded as shown in Table 6.

Table 6. Serial Character Word Length

BIT 1	BIT 0	WORD LENGTH
0	0	5 bits
0	1	6 bits
1	0	7 bits
1	1	8 bits

• Bit 2: This bit specifies either one, one and one-half, or two stop bits in each transmitted character. When bit 2 is cleared, one stop bit is generated in the data. When bit 2 is set, the number of stop bits generated is dependent on the word length selected with bits 0 and 1. The receiver clocks only the first stop bit regardless of the number of stop bits selected. The number of stop bits generated in relation to word length and bit 2 are shown in Table 7.

**Table 7. Number of Stop Bits Generated** 

BIT 2	WORD LENGTH SELECTED BY BITS 1 AND 2	NUMBER OF STOP BITS GENERATED
0	Any word length	1
1	5 bits	1 =
1	6 bits	2
1	7 bits	2
1	8 bits	2

- Bit 3: This bit is the parity enable bit. When bit 3 is set, a parity bit is generated in transmitted data between
  the last data word bit and the first stop bit. In received data, if bit 3 is set, parity is checked. When bit 3 is
  cleared, no parity is generated or checked.
- Bit 4: This bit is the even parity select bit. When parity is enabled (bit 3 is set) and bit 4 is set, even parity (an even number of logic 1s in the data and parity bits) is selected. When parity is enabled and bit 4 is cleared, odd parity (an odd number of logic 1s) is selected.
- Bit 5: This bit is the stick parity bit. When bits 3, 4, and 5 are set, the parity bit is transmitted and checked as cleared. When bits 3 and 5 are set and bit 4 is cleared, the parity bit is transmitted and checked as set. If bit 5 is cleared, stick parity is disabled.
- Bit 6: This bit is the break control bit. Bit 6 is set to force a break condition; i.e., a condition where SOUT is forced to the spacing (cleared) state. When bit 6 is cleared, the break condition is disabled and has no effect on the transmitter logic; it only effects SOUT.

www.ti.com

 Bit 7: This bit is the divisor latch access bit (DLAB). Bit 7 must be set to access the divisor latches of the baud generator during a read or write. Bit 7 must be cleared during a read or write to access the receiver buffer, the THR, or the IER.

# Line Status Register (LSR)(1)

The LSR provides information to the CPU concerning the status of data transfers. The contents of this register are summarized in Table 3 and described in the following bulleted list.

- Bit 0: This bit is the data ready (DR) indicator for the receiver. DR is set whenever a complete incoming
  character has been received and transferred into the RBR or the FIFO. DR is cleared by reading all of the
  data in the RBR or the FIFO.
- Bit 1<sup>(2)</sup>: This bit is the overrun error (OE) indicator. When OE is set, it indicates that before the character in the RBR was read, it was overwritten by the next character transferred into the register. OE is cleared every time the CPU reads the contents of the LSR. If the FIFO mode data continues to fill the FIFO beyond the trigger level, an overrun error occurs only after the FIFO is full, and the next character has been completely received in the shift register. An overrun error is indicated to the CPU as soon as it happens. The character in the shift register is overwritten, but it is not transferred to the FIFO.
- Bit 2<sup>(3)</sup>: This bit is the parity error (PE) indicator. When PE is set, it indicates that the parity of the received data character does not match the parity selected in the LCR (bit 4). PE is cleared every time the CPU reads the contents of the LSR. In the FIFO mode, this error is associated with the particular character in the FIFO to which it applies. This error is revealed to the CPU when its associated character is at the top of the FIFO.
- Bit 3: This bit is the framing error (FE) indicator. When FE is set, it indicates that the received character did not have a valid (set) stop bit. FE is cleared every time the CPU reads the contents of the LSR. In the FIFO mode, this error is associated with the particular character in the FIFO to which it applies. This error is revealed to the CPU when its associated character is at the top of the FIFO. The ACE tries to resynchronize after a framing error. To accomplish this, it is assumed that the framing error is due to the next start bit. The ACE samples this start bit twice and then accepts the input data.
- Bit 4: This bit is the break interrupt (BI) indicator. When BI is set, it indicates that the received data input was held low for longer than a full-word transmission time. A full-word transmission time is defined as the total time to transmit the start, data, parity, and stop bits. BI is cleared every time the CPU reads the contents of the LSR. In the FIFO mode, this error is associated with the particular character in the FIFO to which it applies. This error is revealed to the CPU when its associated character is at the top of the FIFO. When a break occurs, only one 0 character is loaded into the FIFO. The next character transfer is enabled after SIN goes to the marking state for at least two RCLK samples and then receives the next valid start bit.
- Bit 5: This bit is the THRE indicator. THRE is set when the THR is empty, indicating that the ACE is ready to
  accept a new character. If the THRE interrupt is enabled when THRE is set, an interrupt is generated. THRE
  is set when the contents of the THR are transferred to the TSR. THRE is cleared concurrent with the loading
  of the THR by the CPU. In the FIFO mode, THRE is set when the transmit FIFO is empty; it is cleared when
  at least one byte is written to the transmit FIFO.
- Bit 6: This bit is the transmitter empty (TEMT) indicator. TEMT bit is set when the THR and the TSR are both empty. When either the THR or the TSR contains a data character, TEMT is cleared. In the FIFO mode, TEMT is set when the transmitter FIFO and shift register are both empty.
- Bit 7: In the TL16C550D mode, this bit is always cleared. In the TL16C450 mode, this bit is always cleared. In the FIFO mode, LSR7 is set when there is at least one parity, framing, or break error in the FIFO. It is cleared when the microprocessor reads the LSR and there are no subsequent errors in the FIFO.

#### Modem Control Register (MCR)

The MCR is an 8-bit register that controls an interface with a modem, data set, or peripheral device that is emulating a modem. The contents of this register are summarized in Table 3 and are described in the following bulleted list.

- Bit 0: This bit (DTR) controls the DTR output.
- Bit 1: This bit (RTS) controls the RTS output.
- Bit 2: This bit (OUT1) controls OUT1, a user-designated output signal.
- (1) The line status register is intended for read operations only; writing to this register is not recommended outside of a factory testing
- (2) Bits 1 through 4 are the error conditions that produce a receiver line status interrupt.
- (3) Bits 1 through 4 are the error conditions that produce a receiver line status interrupt.



Bit 3: This bit (OUT2) controls OUT2, a user-designated output signal.

When any of bits 0 through 3 are set, the associated output is forced low. When any of these bits are cleared, the associated output is forced high.

- Bit 4: This bit (LOOP) provides a local loop back feature for diagnostic testing of the ACE. When LOOP is set, the following occurs:
  - The transmitter SOUT is set high.
  - The receiver SIN is disconnected.
  - The output of the TSR is looped back into the receiver shift register input.
  - The four modem control inputs (CTS, DSR, DCD, and RI) are disconnected.
  - The four modem control outputs (DTR, RTS, OUT1, and OUT2) are internally connected to the four modem control inputs.
  - The four modem control outputs are forced to the inactive (high) levels.
- Bit 5: This bit (AFE) is the autoflow control enable. When set, the autoflow control as described in the detailed description is enabled.

In the diagnostic mode, data that is transmitted is immediately received. This allows the processor to verify the transmit and receive data paths to the ACE. The receiver and transmitter interrupts are fully operational. The modem control interrupts are also operational, but the modem control interrupt's sources are now the lower four bits of the MCR instead of the four modem control inputs. All interrupts are still controlled by the IER.

The ACE flow can be configured by programming bits 1 and 5 of the MCR as shown in Table 8.

		<b>G</b>
MCR BIT 5 (AFE)	MCR BIT 1 (RTS)	ACE FLOW CONFIGURATION
1	1	Auto-RTS and auto-CTS enabled (autoflow control enabled)
1	0	Auto-CTS only enabled
0	Х	Auto-RTS and auto-CTS disabled

**Table 8. ACE Flow Configuration** 

# Modem Status Register (MSR)

The MSR is an 8-bit register that provides information about the current state of the control lines from the modem, data set, or peripheral device to the CPU. Additionally, four bits of this register provide change information; when a control input from the modem changes state, the appropriate bit is set. All four bits are cleared when the CPU reads the MSR. The contents of this register are summarized in Table 3 and are described in the following bulleted list.

- Bit 0: This bit is the change in clear-to-send (ΔCTS) indicator. ΔCTS indicates that the CTS input has
  changed state since the last time it was read by the CPU. When ΔCTS is set (autoflow control is not enabled
  and the modem status interrupt is enabled), a modem status interrupt is generated. When autoflow control is
  enabled (ΔCTS is cleared), no interrupt is generated.
- Bit 1: This bit is the change in data set ready (ΔDSR) indicator. ΔDSR indicates that the DSR input has changed state since the last time it was read by the CPU. When ΔDSR is set and the modem status interrupt is enabled, a modem status interrupt is generated.
- Bit 2: This bit is the trailing edge of the ring indicator (TERI) detector. TERI indicates that the RI input to the chip has changed from a low to a high level. When TERI is set and the modem status interrupt is enabled, a modem status interrupt is generated.
- Bit 3: This bit is the change in data carrier detect (ΔDCD) indicator. ΔDCD indicates that the DCD input to the
  chip has changed state since the last time it was read by the CPU. When ΔDCD is set and the modem status
  interrupt is enabled, a modem status interrupt is generated.
- Bit 4: This bit is the complement of the clear-to-send (CTS) input. When the ACE is in the diagnostic test mode (LOOP [MCR4] = 1), this bit is equal to the MCR bit 1 (RTS).
- Bit 5: This bit is the complement of the data set ready (DSR) input. When the ACE is in the diagnostic test
  mode (LOOP [MCR4] = 1), this bit is equal to the MCR bit 0 (DTR).
- Bit 6: This bit is the complement of the ring indicator (RI) input. When the ACE is in the diagnostic test mode (LOOP [MCR4] = 1), this bit is equal to the MCR bit 2 (OUT1).

Submit Documentation Feedback

Copyright © 2004–2008, Texas Instruments Incorporated

www.ti.com

Bit 7: This bit is the complement of the data carrier detect (DCD) input. When the ACE is in the diagnostic test
mode (LOOP [MCR4] = 1), this bit is equal to the MCR bit 3 (OUT2).

## **Programmable Baud Generator**

The ACE contains a programmable baud generator that takes a clock input in the range between dc and 16 MHz and divides it by a divisor in the range between 1 and  $(2^{16} - 1)$ . The output frequency of the baud generator is sixteen times (16x) the baud rate. The formula for the divisor is:

divisor = XIN frequency input ÷ (desired baud rate x 16)

Two 8-bit registers, called divisor latches, store the divisor in a 16-bit binary format. These divisor latches must be loaded during initialization of the ACE in order to ensure desired operation of the baud generator. When either of the divisor latches is loaded, a 16-bit baud counter is also loaded to prevent long counts on initial load.

Table 9 and Table 10 illustrate the use of the baud generator with crystal frequencies of 1.8432 MHz and 3.072 MHz respectively. For baud rates of 38.4 kbits/s and below, the error obtained is small. The accuracy of the selected baud rate is dependent on the selected crystal frequency (see Figure 27 for examples of typical clock circuits).

Table 9. Baud Rates Using a 1.8432-MHz Crystal

DESIRED BAUD RATE	DIVISOR USED TO GENERATE 16× CLOCK	PERCENT ERROR DIFFERENCE BETWEEN DESIRED AND ACTUAL
50	2304	
75	1536	
110	1047	0.026
134.5	857	0.058
150	768	
300	384	
600	192	
1200	96	
1800	64	
2000	58	0.69
2400	48	
3600	32	
4800	24	
7200	16	
9600	12	
19200	6	
38400	3	
56000	2	2.86

Table 10. Baud Rates Using a 3.072-MHz Crystal

DESIRED BAUD RATE	DIVISOR USED TO GENERATE 16× CLOCK	PERCENT ERROR DIFFERENCE BETWEEN DESIRED AND ACTUAL
50	3840	
75	2560	
110	1745	0.026
134.5	1428	0.034
150	1280	
300	640	
600	320	
1200	160	


Copyright © 2004–2008, Texas Instruments Incorporated

Submit Documentation Feedback



Table 10. Baud Rates Using a 3.072-MHz Crystal (continued)

DESIRED BAUD RATE	DIVISOR USED TO GENERATE 16× CLOCK	PERCENT ERROR DIFFERENCE BETWEEN DESIRED AND ACTUAL
1800	107	0.312
2000	96	
2400	80	
3600	53	0.628
4800	40	
7200	27	1.23
9600	20	
19200	10	
38400	5	



#### TYPICAL CRYSTAL OSCILLATOR NETWORK

CRYSTAL	R <sub>p</sub>	RX2	C1	C2
3.072 MHz	1 ΜΩ	1.5 kΩ	10 – 30 pF	40 – 60 pF
1.8432 MHz	1 ΜΩ	1.5 kΩ	10 – 30 pF	40 – 60 pF
16 MHz	1 ΜΩ	0 Ω	33 pF	33 pF

Figure 27. Typical Clock Circuits

## Receiver Buffer Register (RBR)

The ACE receiver section consists of a receiver shift register (RSR) and a RBR. The RBR is actually a 16-byte FIFO. Timing is supplied by the 16 = receiver clock (RCLK). Receiver section control is a function of the ACE line control register.

The ACE RSR receives serial data from SIN. The RSR then concatenates the data and moves it into the RBR FIFO. In the TL16C450 mode, when a character is placed in the RBR and the received data available interrupt is enabled (IER0 = 1), an interrupt is generated. This interrupt is cleared when the data is read out of the RBR. In the FIFO mode, the interrupts are generated based on the control setup in the FIFO control register.

0 Submit Documentation Feedback



www.ti.com

SLLS597E-APRIL 2004-REVISED DECEMBER 2008

#### Scratch Register

The scratch register is an 8-bit register that is intended for the programmer's use as a scratchpad in the sense that it temporarily holds the programmer's data without affecting any other ACE operation.

# Transmitter Holding Register (THR)

The ACE transmitter section consists of a THR and a transmitter shift register (TSR). The THR is actually a 16-byte FIFO. Timing is supplied by BAUDOUT. Transmitter section control is a function of the ACE line control register.

The ACE THR receives data off the Internal data bus and when the shift register is idle, moves it into the TSR. The TSR serializes the data and outputs it at SOUT. In the TL16C450 mode, if the THR is empty and the transmitter-holding-register-empty (THRE) interrupt is enabled (IER1 = 1), an interrupt is generated. This interrupt is cleared when a character is loaded into the register. In the FIFO mode, the interrupts are generated based on the control setup in the FIFO control register.



# **Revision History**

Changes from Revision D (May 2006) to Revision E	Page
<ul> <li>Added "Up to 48-MHz Clock Rate for up to 3-Mbaud Operation with V<sub>CC</sub> = 3.3 V (ZQS Package Only, Divisor = 1)"</li> </ul>	1
<ul> <li>Added "Up to 40-MHz Clock Rate for up to 2.5-Mbaud Operation with V<sub>CC</sub> = 3.3 V (ZQS Package Only, Divisor = 2)".</li> </ul>	1
Added 24-pin ZQS package	1
Added ZQS package drawing	2
Added ZQS package terminal assignments table	2
Added ZQS package functional block diagram	7
Added ZQS package terminal functions table	12
Added oscillator/clock speed for ZQS package	13
Added ZQS t <sub>w1</sub> , t <sub>XH</sub> specification	16
Added ZQS t <sub>w2</sub> , t <sub>XL</sub> specification	16
Added basic TL16C550D configuration for ZQS package	28
Added typical TL16C550D connection to a CPU for ZQS package	31

42





6-Feb-2020

## **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TL16C550DIPFB	ACTIVE	TQFP	PFB	48	250	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	550DIPFB	Samples
TL16C550DIPFBR	ACTIVE	TQFP	PFB	48	1000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	550DIPFB	Samples
TL16C550DIPT	ACTIVE	LQFP	PT	48	250	Green (RoHS & no Sb/Br)	NIPDAU	Level-3-260C-168 HR	-40 to 85	TA550DI	Samples
TL16C550DIPTG4	ACTIVE	LQFP	PT	48	250	Green (RoHS & no Sb/Br)	NIPDAU	Level-3-260C-168 HR	-40 to 85	TA550DI	Samples
TL16C550DIPTR	ACTIVE	LQFP	PT	48	1000	Green (RoHS & no Sb/Br)	NIPDAU	Level-3-260C-168 HR	-40 to 85	TA550DI	Samples
TL16C550DIPTRG4	ACTIVE	LQFP	PT	48	1000	Green (RoHS & no Sb/Br)	NIPDAU	Level-3-260C-168 HR	-40 to 85	TA550DI	Samples
TL16C550DIRHB	ACTIVE	VQFN	RHB	32	73	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	550DI	Samples
TL16C550DIRHBR	ACTIVE	VQFN	RHB	32	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	550DI	Samples
TL16C550DIRHBRG4	ACTIVE	VQFN	RHB	32	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	550DI	Samples
TL16C550DPFB	ACTIVE	TQFP	PFB	48	250	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	0 to 70	550DPFB	Samples
TL16C550DPFBG4	ACTIVE	TQFP	PFB	48	250	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	0 to 70	550DPFB	Samples
TL16C550DPFBR	ACTIVE	TQFP	PFB	48	1000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	0 to 70	550DPFB	Samples
TL16C550DPT	ACTIVE	LQFP	PT	48	250	Green (RoHS & no Sb/Br)	NIPDAU	Level-3-260C-168 HR	0 to 70	TA550D	Samples
TL16C550DPTG4	ACTIVE	LQFP	PT	48	250	Green (RoHS & no Sb/Br)	NIPDAU	Level-3-260C-168 HR	0 to 70	TA550D	Samples
TL16C550DPTR	ACTIVE	LQFP	PT	48	1000	Green (RoHS & no Sb/Br)	NIPDAU	Level-3-260C-168 HR	0 to 70	TA550D	Samples
TL16C550DPTRG4	ACTIVE	LQFP	PT	48	1000	Green (RoHS & no Sb/Br)	NIPDAU	Level-3-260C-168 HR	0 to 70	TA550D	Samples
TL16C550DRHB	ACTIVE	VQFN	RHB	32	73	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	0 to 70	550D	Samples



# PACKAGE OPTION ADDENDUM

6-Feb-2020

Orderable Device	Status	Package Type	•	Pins	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TL16C550DRHBR	ACTIVE	VQFN	RHB	32	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	0 to 70	550D	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 7-Nov-2019

# TAPE AND REEL INFORMATION





Α0	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TL16C550DIPFBR	TQFP	PFB	48	1000	330.0	16.4	9.6	9.6	1.5	12.0	16.0	Q2
TL16C550DIPTR	LQFP	PT	48	1000	330.0	16.4	9.6	9.6	1.9	12.0	16.0	Q2
TL16C550DIRHBR	VQFN	RHB	32	3000	330.0	12.4	5.3	5.3	1.5	8.0	12.0	Q2
TL16C550DPFBR	TQFP	PFB	48	1000	330.0	16.4	9.6	9.6	1.5	12.0	16.0	Q2
TL16C550DPTR	LQFP	PT	48	1000	330.0	16.4	9.6	9.6	1.9	12.0	16.0	Q2
TL16C550DRHBR	VQFN	RHB	32	3000	330.0	12.4	5.3	5.3	1.5	8.0	12.0	Q2

www.ti.com 7-Nov-2019



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TL16C550DIPFBR	TQFP	PFB	48	1000	350.0	350.0	43.0
TL16C550DIPTR	LQFP	PT	48	1000	350.0	350.0	43.0
TL16C550DIRHBR	VQFN	RHB	32	3000	367.0	367.0	35.0
TL16C550DPFBR	TQFP	PFB	48	1000	350.0	350.0	43.0
TL16C550DPTR	LQFP	PT	48	1000	350.0	350.0	43.0
TL16C550DRHBR	VQFN	RHB	32	3000	367.0	367.0	35.0

5 x 5, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4224745/A





PLASTIC QUAD FLATPACK - NO LEAD



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



# PT (S-PQFP-G48)

#### PLASTIC QUAD FLATPACK



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-026
- D. This may also be a thermally enhanced plastic package with leads conected to the die pads.

# PFB (S-PQFP-G48)

#### PLASTIC QUAD FLATPACK



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Falls within JEDEC MS-026

# PFB (S-PQFP-G48)



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated