# Presettable Divide-By-N Counter

The MC14018B contains five Johnson counter stages which are asynchronously presettable and resettable. The counters are synchronous, and increment on the positive going edge of the clock.

Presetting is accomplished by a logic 1 on the preset enable input. Data on the Jam inputs will then be transferred to their respective  $\overline{Q}$  outputs (inverted). A logic 1 on the reset input will cause all  $\overline{Q}$  outputs to go to a logic 1 state.

Division by any number from 2 to 10 can be accomplished by connecting appropriate  $\overline{Q}$  outputs to the data input, as shown in the Function Selection table. Anti–lock gating is included in the MC14018B to assure proper counting sequence.

#### **Features**

- Fully Static Operation
- Schmitt Trigger on Clock Input
- Capable of Driving Two Low-Power TTL Loads or One Low-Power Schottky TTL Load Over the Rated Temperature Range
- Pin-for-Pin Replacement for CD4018B
- NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable
- This Device is Pb-Free and is RoHS Compliant

### MAXIMUM RATINGS (Voltages Referenced to V<sub>SS</sub>)

Symbol	Parameter	Value	Unit
$V_{DD}$	DC Supply Voltage Range	-0.5 to +18.0	V
V <sub>in</sub> , V <sub>out</sub>	Input or Output Voltage Range (DC or Transient)	-0.5 to V <sub>DD</sub> + 0.5	V
I <sub>in</sub> , I <sub>out</sub>	Input or Output Current (DC or Transient) per Pin	±10	mA
P <sub>D</sub>	Power Dissipation, per Package (Note 1)	500	mW
T <sub>A</sub>	Ambient Temperature Range	-55 to +125	°C
T <sub>stg</sub>	Storage Temperature Range	-65 to +150	°C
TL	Lead Temperature (8–Second Soldering)	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Temperature Derating: "D/DW" Packages: –7.0 mW/°C From  $65\,^{\circ}$ C To  $125\,^{\circ}$ C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation,  $V_{in}$  and  $V_{out}$  should be constrained to the range  $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{DD}$ .

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either  $V_{SS}$  or  $V_{DD}$ ). Unused outputs must be left open.



### ON Semiconductor®

http://onsemi.com




SOIC-16 D SUFFIX CASE 751B

### **PIN ASSIGNMENT**

D <sub>in</sub> [	1 ●	16	V <sub>DD</sub>
JAM 1	2	15	R
JAM 2 [	3	14	С
<u>Q</u> 2 [	4	13	] <del>Q</del> 5
<b>Q</b> 1 [	5	12	JAM 5
<u>Q</u> 3 [	6	11	] <del>Q</del> 4
JAM 3	7	10	] PE
V <sub>SS</sub> [	8	9	JAM 4

### **MARKING DIAGRAM**



A = Assembly Location

 $\begin{array}{ll} \text{WL, L} &= \text{Wafer Lot} \\ \text{YY, Y} &= \text{Year} \\ \text{WW, W} &= \text{Work Week} \\ \text{G} &= \text{Pb-Free Indicator} \end{array}$ 

### **FUNCTIONAL TRUTH TABLE**

Clock	Reset	Preset Enable	Jam Input	Qn
7	0	0	Х	Qn
	0	0	Х	$\overline{D}_{n}^*$
Х	0	1	0	1
Х	0	1	1	0
Χ	1	X	X	1

\*D<sub>n</sub> is the Data input for that stage. Stage 1 has Data brought out to Pin 1.

### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 2 of this data sheet.

### **ELECTRICAL CHARACTERISTICS** (Voltages Referenced to V<sub>SS</sub>)

				-5	5°C	25°C		12	125°C		
Characteristic		Symbol	V <sub>DD</sub> Vdc	Min	Max	Min	Typ (Note 2)	Max	Min	Max	Unit
Output Voltage V <sub>in</sub> = V <sub>DD</sub> or 0	"0" Level	V <sub>OL</sub>	5.0 10 15	- - -	0.05 0.05 0.05	- - -	0 0 0	0.05 0.05 0.05	- - -	0.05 0.05 0.05	Vdc
$V_{in} = 0$ or $V_{DD}$	"1" Level	V <sub>OH</sub>	5.0 10 15	4.95 9.95 14.95	- - -	4.95 9.95 14.95	5.0 10 15	- - -	4.95 9.95 14.95	- - -	Vdc
Input Voltage $(V_O = 4.5 \text{ or } 0.5 \text{ Vdc})$ $(V_O = 9.0 \text{ or } 1.0 \text{ Vdc})$ $(V_O = 13.5 \text{ or } 1.5 \text{ Vdc})$	"0" Level	V <sub>IL</sub>	5.0 10 15	- - -	1.5 3.0 4.0	- - -	2.25 4.50 6.75	1.5 3.0 4.0	- - -	1.5 3.0 4.0	Vdc
$(V_O = 0.5 \text{ or } 4.5 \text{ Vdc})$ $(V_O = 1.0 \text{ or } 9.0 \text{ Vdc})$ $(V_O = 1.5 \text{ or } 13.5 \text{ Vdc})$	"1" Level	V <sub>IH</sub>	5.0 10 15	3.5 7.0 11	- - -	3.5 7.0 11	2.75 5.50 8.25	- - -	3.5 7.0 11	- - -	Vdc
Output Drive Current $ (V_{OH} = 2.5 \text{ Vdc}) $ $ (V_{OH} = 4.6 \text{ Vdc}) $ $ (V_{OH} = 9.5 \text{ Vdc}) $ $ (V_{OH} = 13.5 \text{ Vdc}) $	Source	I <sub>OH</sub>	5.0 5.0 10 15	-3.0 -0.64 -1.6 -4.2		-2.4 -0.51 -1.3 -3.4	-4.2 -0.88 -2.25 -8.8		-1.7 -0.36 -0.9 -2.4		mAdc
$(V_{OL} = 0.4 \text{ Vdc})$ $(V_{OL} = 0.5 \text{ Vdc})$ $(V_{OL} = 1.5 \text{ Vdc})$	Sink	I <sub>OL</sub>	5.0 10 15	0.64 1.6 4.2	- - -	0.51 1.3 3.4	0.88 2.25 8.8	- - -	0.36 0.9 2.4	- - -	mAdc
Input Current		I <sub>in</sub>	15	_	±0.1	_	±0.00001	±0.1	_	±1.0	μAdc
Input Capacitance (V <sub>in</sub> = 0)		C <sub>in</sub>	-	-	-	-	5.0	7.5	_	-	pF
Quiescent Current (Per Package)		I <sub>DD</sub>	5.0 10 15	- - -	5.0 10 20	- - -	0.005 0.010 0.015	5.0 10 20	_ _ _	150 300 600	μAdc
Total Supply Current (Note (Dynamic plus Quiesce Per Package) (C <sub>L</sub> = 50 pF on all outp buffers switching)	ent,	l <sub>T</sub>	5.0 10 15			$I_T = (0$	).3 μΑ/kHz) f ).7 μΑ/kHz) f 1.0 μΑ/kHz) f	+ I <sub>DD</sub>	•	,	μAdc

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

- Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.
   The formulas given are for the typical characteristics only at 25°C.
   To calculate total supply current at loads other than 50 pF:

$$I_T(C_L) = I_T(50 \text{ pF}) + (C_L - 50) \text{ Vfk}$$

where:  $I_T$  is in  $\mu A$  (per package),  $C_L$  in pF,  $V = (V_{DD} - V_{SS})$  in volts, f in kHz is input frequency, and k = 0.001.

### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
MC14018BDG	SOIC-16 (Pb-Free)	48 Units / Rail
NLV14018BDG*	SOIC-16 (Pb-Free)	48 Units / Rail
MC14018BDR2G	SOIC-16 (Pb-Free)	2500 Units / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

<sup>\*</sup>NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable.

### **SWITCHING CHARACTERISTICS** (Note 5) ( $C_L = 50 \text{ pF}, T_A = 25^{\circ}C$ )

			All Types			
Characteristic	Symbol	V <sub>DD</sub> Vdc	Min	Typ (Note 6)	Max	Unit
Output Rise and Fall Time $t_{TLH},t_{THL}=(1.35\;\text{ns/pF})\;C_L+32\;\text{ns}\\t_{TLH},t_{THL}=(0.6\;\text{ns/pF})\;C_L+20\;\text{ns}\\t_{TLH},t_{THL}=(0.4\;\text{ns/pF})\;C_L+20\;\text{ns}$	t <sub>TLH</sub> , t <sub>THL</sub>	5.0 10 15	- - -	100 50 40	200 100 80	ns
Propagation Delay Time Clock to $\overline{Q}$ $t_{PLH}$ , $t_{PHL} = (0.90 \text{ ns/pF}) C_L + 265 \text{ ns}$ $t_{PLH}$ , $t_{PHL} = (0.36 \text{ ns/pF}) C_L + 102 \text{ ns}$ $t_{PLH}$ , $t_{PHL} = (0.26 \text{ ns/pF}) C_L + 72 \text{ ns}$	t <sub>PLH</sub> , t <sub>PHL</sub>	5.0 10 15	- - -	310 120 85	620 240 170	ns
Reset to $\overline{Q}$ $t_{PLH} = (0.90 \text{ ns/pF}) C_L + 325 \text{ ns}$ $t_{PLH} = (0.36 \text{ ns/pF}) C_L + 132 \text{ ns}$ $t_{PLH} = (0.26 \text{ ns/pF}) C_L + 81 \text{ ns}$		5.0 10 15	- - -	370 150 100	740 300 200	ns
Preset Enable to $\overline{Q}$ $t_{PLH}$ , $t_{PHL}$ = (0.90 ns/pF) $C_L$ + 325 ns $t_{PLH}$ , $t_{PHL}$ = (0.36 ns/pF) $C_L$ + 132 ns $t_{PLH}$ , $t_{PHL}$ = (0.26 ns/pF) $C_L$ + 81 ns		5.0 10 15	- - -	370 150 100	740 300 200	ns
Setup Time Data (Pin 1) to Clock	t <sub>su</sub>	5.0 10 15	200 100 80	0 0 0	- - -	ns
Jam Inputs to Preset Enable		5.0 10 15	200 100 80	0 0 0	- - -	ns
Data (Jam Inputs)-to-Preset Enable Hold Time	t <sub>h</sub>	5.0 10 15	540 500 480	270 250 240	- - -	ns
Clock Pulse Width	twH	5.0 10 15	400 200 160	200 100 80	- - -	ns
Reset or Preset Enable Pulse Width	t <sub>WH</sub>	5.0 10 15	290 130 110	145 65 55	- - -	ns
Clock Rise and Fall Time	t <sub>TLH</sub> , t <sub>THL</sub>	5.0 10 15		No Limit		ns
Clock Pulse Frequency	f <sub>cl</sub>	5.0 10 15	- - -	2.5 6.5 8.0	1.25 3.25 4.0	MHz

- 5. The formulas given are for the typical characteristics only at 25°C.
  6. Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.





Figure 1. Switching Time Waveforms




### **FUNCTION SELECTION**

Counter Mode	Connect Data Input (Pin 1) to:	Comments					
Divide by 10 Divide by 8 Divide by 6 Divide by 4 Divide by 2	\overline{Q5} \overline{Q4} \overline{Q3} \overline{Q2} \overline{Q1}	No external components needed.		LO	GIC DIAGF	RAM	
Divide by 9 Divide by 7 Divide by 5 Divide by 3	\overline{Q5 • \overline{Q4}} \overline{Q4 • \overline{Q3}} \overline{Q3 • \overline{Q2}} \overline{Q2 • \overline{Q1}}	Gate package needed to provide AND function. Counter Skips all 1's state	JAM 1	JAM 2	JAM 3	JAM 4	JAM 5
			CLOCK HAPER D S Q C C	D S Q C Q R P	D S Q C R P	D S Q C R P	D S Q C R P
	PRESET E		V <sub>DD</sub> = PIN 16 V <sub>SS</sub> = PIN 8	5 4 Q1	7 5	11 3	13 Jan Q5

### PACKAGE DIMENSIONS

### SOIC-16 **D SUFFIX**


PLASTIC SOIC PACKAGE CASE 751B-05



- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ANSI
  - Y14.5M, 1982. CONTROLLING DIMENSION: MILLIMETER.
- DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION
- MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
- DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIN	IETERS	INC	HES		
DIM	MIN	MAX	MIN	MAX		
Α	9.80	10.00	0.386	0.393		
В	3.80	4.00	0.150	0.157		
С	1.35	1.75	0.054	0.068		
D	0.35	0.49	0.014	0.019		
F	0.40	1.25	0.016	0.049		
G	1.27	BSC	0.050	BSC		
J	0.19	0.25	0.008	0.009		
K	0.10	0.25	0.004	0.009		
М	0°	7°	0°	7°		
Р	5.80	6.20	0.229	0.244		
R	0.25	0.50	0.010	0.019		

### SOLDERING FOOTPRINT\*



**DIMENSIONS: MILLIMETERS** 

\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and the 👊 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent–Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights of others. SCILLC products are not designed, intended, a customer application is extended in surface in involved for surface in involved for a product of the customer in surface. or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

**Phone**: 303–675–2175 or 800–344–3860 Toll Free USA/Canada **Fax**: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81–3–5817–1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

## **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

**ON Semiconductor:** 

MC14018BDG MC14018BDR2G