
SCAS706B-SEPTEMBER 2003-REVISED FEBRUARY 2008

### **FEATURES**

- Qualified for Automotive Applications
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Operates From 2 V to 3.6 V
- Inputs Accept Voltages to 5.5 V
- Max t<sub>pd</sub> of 3.8 ns at 3.3 V
- Typical  $V_{OLP}$  (Output Ground Bounce) < 0.8 V at  $V_{CC}$  = 3.3 V,  $T_A$  = 25°C
- Typical V<sub>OHV</sub> (Output V<sub>OH</sub> Undershoot) > 2 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)



## **DESCRIPTION/ORDERING INFORMATION**

The SN74LVC32A-Q1 quadruple 2-input positive-OR gate is designed for 2.7-V to 3.6-V V<sub>CC</sub> operation.

The device performs the Boolean function Y = A + B or  $Y = \overline{A \bullet B}$  in positive logic.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of this device as a translator in a mixed 3.3-V/5-V system environment.

## ORDERING INFORMATION(1)

| T <sub>A</sub> | PACKA      | GE <sup>(2)</sup> | ORDERABLE PART NUMBER | TOP-SIDE MARKING |
|----------------|------------|-------------------|-----------------------|------------------|
| –40°C to 125°C | SOIC - D   | Reel of 2500      | SN74LVC32AQDRQ1       | LVC32AQ          |
| -40 C to 125°C | TSSOP - PW | Reel of 2000      | SN74LVC32AQPWRQ1      | LVC32AQ          |

<sup>(1)</sup> For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

# FUNCTION TABLE (EACH GATE)

| INP | UTS | OUTPUT |
|-----|-----|--------|
| Α   | В   | Y      |
| Н   | Х   | Н      |
| Х   | Н   | Н      |
| L   | L   | L      |

## LOGIC DIAGRAM, EACH GATE (POSITIVE LOGIC)






Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

<sup>(2)</sup> Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

# SN74LVC32A-Q1 QUADRUPLE 2-INPUT POSITIVE-OR GATE





# Absolute Maximum Ratings(1)

over operating free-air temperature range (unless otherwise noted)

|                  |  |                    | MIN  | MAX                   | UNIT |
|------------------|--|--------------------|------|-----------------------|------|
| $V_{CC}$         | Supply voltage range                             |                    | -0.5 | 6.5                   | V    |
| $V_{I}$          | Input voltage range (2)                          |                    | -0.5 | 6.5                   | V    |
| Vo               | Output voltage range (2)(3)                      |                    | -0.5 | V <sub>CC</sub> + 0.5 | V    |
| I <sub>IK</sub>  | Input clamp current                              | V <sub>I</sub> < 0 |      | -50                   | mA   |
| I <sub>OK</sub>  | Output clamp current                             | V <sub>O</sub> < 0 |      | -50                   | mA   |
| Io               | Continuous output current                        |                    |      | ±50                   | mA   |
|                  | Continuous current through V <sub>CC</sub> or GN | ID                 |      | ±100                  | mA   |
| 0                | Package thermal impedance (4)                    | D package          |      | 86                    | °C/W |
| $\theta_{JA}$    | Fackage mermai impedance                         | PW package         |      | 113                   | C/VV |
| T <sub>stg</sub> | Storage temperature range                        | ·                  | -65  | 150                   | °C   |

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## Recommended Operating Conditions(1)

|                 |                                    |                                  | MIN | MAX      | UNIT |
|-----------------|------------------------------------|----------------------------------|-----|----------|------|
| 1/              | Cumplicialtone                     | Operating                        | 2   | 3.6      | V    |
| V <sub>CC</sub> | Supply voltage                     | Data retention only              | 1.5 |          | V    |
| V <sub>IH</sub> | High-level input voltage           | V <sub>CC</sub> = 2.7 V to 3.6 V | 2   |          | V    |
| V <sub>IL</sub> | Low-level input voltage            | V <sub>CC</sub> = 2.7 V to 3.6 V |     | 0.8      | V    |
| VI              | Input voltage                      |                                  | 0   | 5.5      | V    |
| Vo              | Output voltage                     |                                  | 0   | $V_{CC}$ | V    |
|                 | High level output ourrent          | V <sub>CC</sub> = 2.7 V          |     | -12      | A    |
| I <sub>OH</sub> | High-level output current          | V <sub>CC</sub> = 3 V            |     | -24      | mA   |
|                 | Law lavel autout aureant           | V <sub>CC</sub> = 2.7 V          |     | 12       | mA   |
| I <sub>OL</sub> | Low-level output current           | V <sub>CC</sub> = 3 V            |     | 24       | IIIA |
| Δt/Δν           | Input transition rise or fall rate |                                  |     | 7        | ns/V |
| $T_A$           | Operating free-air temperature     |                                  | -40 | 125      | °C   |

<sup>(1)</sup> All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

<sup>(2)</sup> The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>(3)</sup> The value of V<sub>CC</sub> is provided in the recommended operating conditions table.

<sup>(4)</sup> The package thermal impedance is calculated in accordance with JESD 51-7.



SCAS706B-SEPTEMBER 2003-REVISED FEBRUARY 2008

## **Electrical Characteristics**

over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER   | TEST CONDITIONS  | V <sub>CC</sub>   | MIN TYP <sup>(1)</sup> | MAX  | UNIT |
|---|--|---|------------------------|------|------|
|   | $I_{OH} = -100 \mu A$  | 2.7 V to 3.6 V  | V <sub>CC</sub> – 0.2  |      |      |
| M   | 1. 10 mA   | 2.7 V   | 2.2                    |      | V    |
| $\begin{array}{c} I_{OH} = -\\ V_{OH} & I_{OH} = -\\ I_{OH} = -\\ & I_{OL} = 1\\ & I_{OL} = 1\\ & I_{OL} = 2\\ & I_{I} & V_{I} = 5.\\ & I_{CC} & V_{I} = V_{C}\\ & \Delta I_{CC} & One in \\ \end{array}$ | $I_{OH} = -12 \text{ mA}$                                      | 3 V   | 2.4                    |      | V    |
|   | $I_{OH} = -24 \text{ mA}$                                      | 2.7 V to 3.6 V V <sub>CC</sub> - 0.2  2.7 V 2.2  3 V 2.4  3 V 2.2  2.7 V to 3.6 V  2.7 V to 3.6 V  3 V  3.6 V |                        |      |      |
|   | I <sub>OL</sub> = 100 μA                                       | 2.7 V to 3.6 V  |                        | 0.2  |      |
| $V_{OL}$  | I <sub>OL</sub> = 12 mA  | 2.7 V   |                        | 0.4  | V    |
|   | I <sub>OL</sub> = 24 mA  | 3 V   |                        | 0.55 |      |
| l <sub>l</sub>  | V <sub>I</sub> = 5.5 V or GND                                  | 3.6 V   |                        | ±5   | μΑ   |
| Icc   | $V_I = V_{CC}$ or GND, $I_O = 0$                               | 3.6 V   |                        | 10   | μΑ   |
| $\Delta I_{CC}$   | One input at $V_{CC}$ – 0.6 V, Other inputs at $V_{CC}$ or GND | 2.7 V to 3.6 V  |                        | 500  | μΑ   |
| C <sub>i</sub>  | $V_I = V_{CC}$ or GND  | 3.3 V   | 5                      |      | pF   |

<sup>(1)</sup> All typical values are at  $V_{CC}$  = 3.3 V,  $T_A$  = 25°C.

## **Switching Characteristics**

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

| PARAMETER       | ETER FROM (INPUT) | TO<br>(OUTPUT) | V <sub>CC</sub> = 2.7 V |     | V <sub>CC</sub> = 3.3 V<br>± 0.3 V |     | UNIT |
|-----------------|-------------------|----------------|-------------------------|-----|------------------------------------|-----|------|
|                 |                   | (001F01)       | MIN                     | MAX | MIN                                | MAX |      |
| t <sub>pd</sub> | A or B            | Y              |                         | 4.4 | 1                                  | 3.8 | ns   |


## **Operating Characteristics**

 $T_A = 25^{\circ}C$ 

|          | PARAMETER                              | TEST CONDITIONS | V <sub>CC</sub> = 2.5 V | $V_{CC} = 3.3 \text{ V}$ | UNIT |  |
|----------|--|-----------------|-------------------------|--------------------------|------|--|
|          | FARAMETER                              | TEST CONDITIONS | TYP                     | TYP                      | UNII |  |
| $C_{pd}$ | Power dissipation capacitance per gate | f = 10 MHz      | 10.6                    | 12.5                     | pF   |  |




## PARAMETER MEASUREMENT INFORMATION



| TEST                               | S1                |
|------------------------------------|-------------------|
| t <sub>PLH</sub> /t <sub>PHL</sub> | Open              |
| t <sub>PLZ</sub> /t <sub>PZL</sub> | V <sub>LOAD</sub> |
| t <sub>PHZ</sub> /t <sub>PZH</sub> | GND               |

| .,                | INPUTS                           |                                | .,             | V                 |                |                | .,         |
|-------------------|----------------------------------|--------------------------------|----------------|-------------------|----------------|----------------|------------|
| V <sub>CC</sub>   | V <sub>I</sub> t <sub>r</sub> /t | t <sub>r</sub> /t <sub>f</sub> | V <sub>M</sub> | V <sub>LOAD</sub> | C <sub>L</sub> | R <sub>L</sub> | $V_\Delta$ |
| 2.7 V             | 2.7 V                            | ≤2.5 ns                        | 1.5 V          | 6 V               | 50 pF          | 500 Ω          | 0.3 V      |
| 3.3 V $\pm$ 0.3 V | 2.7 V                            | ≤2.5 ns                        | 1.5 V          | 6 V               | 50 pF          | <b>500</b> Ω   | 0.3 V      |



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_0 = 50 \Omega$ .
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t<sub>PLZ</sub> and t<sub>PHZ</sub> are the same as t<sub>dis</sub>.
- F. t<sub>PZL</sub> and t<sub>PZH</sub> are the same as t<sub>en</sub>.
- G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
- H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms



## PACKAGE OPTION ADDENDUM

24-Aug-2014

### **PACKAGING INFORMATION**

| Orderable Device   | Status | Package Type |         | Pins | Package | Eco Plan                   | Lead/Ball Finish | MSL Peak Temp      | Op Temp (°C) | Device Marking | Samples |
|--------------------|--------|--------------|---------|------|---------|----------------------------|------------------|--------------------|--------------|----------------|---------|
|                    | (1)    |              | Drawing |      | Qty     | (2)                        | (6)              | (3)                |              | (4/5)          |         |
| SN74LVC32AQDRQ1    | ACTIVE | SOIC         | D       | 14   | 2500    | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM | -40 to 125   | LVC32AQ        | Samples |
| SN74LVC32AQPWRG4Q1 | ACTIVE | TSSOP        | PW      | 14   | 2000    | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM | -40 to 125   | LVC32AQ        | Samples |
| SN74LVC32AQPWRQ1   | ACTIVE | TSSOP        | PW      | 14   | 2000    | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM | -40 to 125   | LVC32AQ        | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



# **PACKAGE OPTION ADDENDUM**

24-Aug-2014

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN74LVC32A-Q1:

● Enhanced Product: SN74LVC32A-EP

Military: SN54LVC32A

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Enhanced Product Supports Defense, Aerospace and Medical Applications
- Military QML certified for Military and Defense Applications

# PACKAGE MATERIALS INFORMATION

www.ti.com 14-Mar-2013

## TAPE AND REEL INFORMATION





|    | Dimension designed to accommodate the component width     |
|----|---|
|    | Dimension designed to accommodate the component length    |
| K0 | Dimension designed to accommodate the component thickness |
| W  | Overall width of the carrier tape                         |
| P1 | Pitch between successive cavity centers                   |


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



## \*All dimensions are nominal

| Device                 | Package<br>Type | Package<br>Drawing |    | SPQ  | Reel<br>Diameter<br>(mm) | Reel<br>Width<br>W1 (mm) | A0<br>(mm) | B0<br>(mm) | K0<br>(mm) | P1<br>(mm) | W<br>(mm) | Pin1<br>Quadrant |
|------------------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| SN74LVC32AQPWRG4Q<br>1 | TSSOP           | PW                 | 14 | 2000 | 330.0                    | 12.4                     | 6.9        | 5.6        | 1.6        | 8.0        | 12.0      | Q1               |
| SN74LVC32AQPWRQ1       | TSSOP           | PW                 | 14 | 2000 | 330.0                    | 12.4                     | 6.9        | 5.6        | 1.6        | 8.0        | 12.0      | Q1               |

www.ti.com 14-Mar-2013



### \*All dimensions are nominal

| Device             | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|--------------------|--------------|-----------------|------|------|-------------|------------|-------------|
| SN74LVC32AQPWRG4Q1 | TSSOP        | PW              | 14   | 2000 | 367.0       | 367.0      | 35.0        |
| SN74LVC32AQPWRQ1   | TSSOP        | PW              | 14   | 2000 | 367.0       | 367.0      | 35.0        |

# D (R-PDSO-G14)

## PLASTIC SMALL OUTLINE




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



# D (R-PDSO-G14)

# PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G14)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
  - Sody length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



# PW (R-PDSO-G14)

# PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated