



OPA234 OPA2234 OPA4234

SBOS055B - MAY 1996 - REVISED APRIL 2008

Low-Power, Precision SINGLE-SUPPLY OPERATIONAL AMPLIFIERS

FEATURES

■ WIDE SUPPLY RANGE: Single Supply: V_S = +2.7V to +36V Dual Supply: V_S = ±1.35V to ±18V

● SPECIFIED PERFORMANCE: +2.7V, +5V, and ±15V

● LOW QUIESCENT CURRENT: 250μA/amp ● LOW INPUT BIAS CURRENT: 25nA max

● LOW OFFSET VOLTAGE: 100μV max

HIGH CMRR, PSRR, and A_{OL}


SINGLE, DUAL, and QUAD VERSIONS


DESCRIPTION


The OPA234 series low-cost op amps are ideal for single-supply, low-voltage, low-power applications. The series provides lower quiescent current than older "1013"-type products and comes in current industry-standard packages and pinouts. The combination of low offset voltage, high common-mode rejection, high power-supply rejection, and a wide supply range provides excellent accuracy and versatility. Single, dual, and quad versions have identical specifications for maximum design flexibility. These general-purpose op amps are ideal for portable and battery-powered applications.

The OPA234 series op amps operate from either single or dual supplies. In single-supply operation, the input common-mode range extends below ground and the output can swing to within 50mV of ground. Excellent phase margin makes the OPA234 series ideal for demanding applications, including high load capacitance. Dual and quad designs feature completely independent circuitry for lowest crosstalk and freedom from interaction.

Single version packages are in an SO-8 surface-mount and a space-saving MSOP-8 surface-mount. Dual packages are in an SO-8 surface-mount. Quad packages are in an SO-14 surface-mount. All are specified for -40°C to +85°C operation.









Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.



ELECTRICAL CHARACTERISTICS: V_S = +5V

At T_A = 25°C, V_S = +5V, R_L = 10k Ω connected to $V_S/2$, and V_{OUT} = $V_S/2$, unless otherwise noted.

			OPA234UA, EA OPA234U, E OPA2234UA OPA2234U OPA4234UA, U					
PARAMETER	CONDITION	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
OFFSET VOLTAGE Input Offset Voltage Vos OPA234E, EA vs Temperature ⁽¹⁾ dV _{OS} /dT vs Power Supply PSRR vs Time Channel Separation (Dual, Quad)	V_{CM} = 2.5V Operating Temperature Range V_{S} = +2.7V to +30V, V_{CM} = 1.7V		±40 ±100 ±0.5 3 0.2 0.3	±100 ±150 ±3 10		* * * * *	±250 ±350 * 20	μV μV/°C μV/V μV/mo μV/V
INPUT BIAS CURRENT Input Bias Current ⁽²⁾ I _B Input Offset Current I _{OS}	$V_{CM} = 2.5V$ $V_{CM} = 2.5V$		-15 ±1	-30 ±5		*	-50 *	nA nA
NOISE Input Voltage Noise Density v _n Current Noise Density i _n	f = 1kHz		25 80			*		nV/√Hz fA/√Hz
INPUT VOLTAGE RANGE Common-Mode Voltage Range Common-Mode Rejection CMRR	V _{CM} = -0.1V to 4V	-0.1 91	106	(V+) -1	* 86	*	*	V dB
INPUT IMPEDANCE Differential Common-Mode	V _{CM} = 2.5V		10 ⁷ 5 10 ¹⁰ 6			*		Ω pF Ω pF
OPEN-LOOP GAIN Open-Loop Voltage Gain A _{OL}	$V_O = 0.25V$ to 4V $R_L = 10k\Omega$ $R_L = 2k\Omega$	108 86	120 96		100 *	*		dB dB
FREQUENCY RESPONSE Gain-Bandwidth Product GBW Slew Rate SR Settling Time: 0.1% 0.01% Overload Recovery Time	$C_L = 100pF$ $G = 1, 3V Step, C_L = 100pF$ $G = 1, 3V Step, C_L = 100pF$ $(V_{IN}) (Gain) = V_S$		0.35 0.2 15 25 16			* * * *		MHz V/μs μs μs μs
OUTPUT Voltage Output: Positive	$R_L = 10k\Omega$ to $V_S/2$ $R_L = 10k\Omega$ to $V_S/2$ $R_L = 10k\Omega$ to Ground $R_L = 10k\Omega$ to Ground G = +1	(V+) -1 0.25 (V+) -1 0.1	(V+) -0.65 0.05 (V+) -0.65 0.05 ±11 1000		* * * *	* * * * *		V V V mA pF
POWER SUPPLY Specified Operating Voltage Operating Voltage Range Quiescent Current (per amplifier)	I _O = 0	+2.7	+5 250	+36 300	*	*	*	V V μΑ
TEMPERATURE RANGE Specified Range Operating Range Storage Thermal Resistance θ_{JA} 8-Pin DIP SO-8 Surface-Mount MSOP-8 Surface-Mount 14-Pin DIP SO-14 Surface-Mount		-40 -40 -55	100 150 220 80 110	+85 +125 +125	* *	* * * *	* *	°C °

^{*} Specifications same as OPA234U, E.

NOTES: (1) Wafer-level tested to 95% confidence level. (2) Positive conventional current flows into the input terminals. (3) See Small-Signal Overshoot vs Load Capacitance typical curve.

ELECTRICAL CHARACTERISTICS: $V_S = +2.7V$

At T_A = 25°C, V_S = +2.7V, R_L = 10k Ω connected to $V_S/2$, and V_{OUT} = $V_S/2$, unless otherwise noted.

				PA234U, E		0	A234UA, PA2234U A4234UA	Α	
PARAMETER		CONDITION	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
OPA234E, EA vs Temperature ⁽¹⁾ dV _{OS}	V _{os} _s /dT SRR	V_{CM} = 1.35V Operating Temperature Range V_{S} = +2.7V to +30V, V_{CM} = 1.7V		±40 ±100 ±0.5 3 0.2 0.3	±100 ±150 ±3 10		* * * * *	±250 ±350 * 20	μV μV μV/°C μV/V μV/mo μV/V
INPUT BIAS CURRENT Input Bias Current ⁽²⁾ Input Offset Current	I _B	V _{CM} = 1.35V V _{CM} = 1.35V		-15 ±1	-30 ±5		*	–50 *	nA n
NOISE Input Voltage Noise Density Current Noise Density	v _n i _n	f = 1kHz		25 80			*		nV/√ Hz fA/√ Hz
INPUT VOLTAGE RANGE Common-Mode Voltage Range Common-Mode Rejection CM	/IRR	$V_{CM} = -0.1V$ to 1.7V	-0.1 91	106	(V+) -1	* 86	*	*	V dB
INPUT IMPEDANCE Differential Common-Mode		V _{CM} = 1.35V		10 ⁷ 5 10 ¹⁰ 6			*		$\Omega \parallel pF$ $\Omega \parallel pF$
OPEN-LOOP GAIN Open-Loop Voltage Gain	A _{OL}	V_O = 0.25V to 1.7V R_L = 10k Ω R_L = 2k Ω	108 86	125 96		100 86	*		dB dB
FREQUENCY RESPONSE Gain-Bandwidth Product G Slew Rate Settling Time: 0.1% 0.01% Overload Recovery Time	BW SR	C_L = 100pF G = 1, 1V Step, C_L = 100pF G = 1, 1V Step, C_L = 100pF (V_{IN}) (Gain) = V_S		0.35 0.2 6 16 8			* * * * *		MHz V/μs μs μs μs
OUTPUT Voltage Output: Positive Negative Positive Negative Short-Circuit Current Capacitive Load Drive (Stable Operation)	I _{SC}	$R_L = 10k\Omega \text{ to V}_S/2$ $R_L = 10k\Omega \text{ to V}_S/2$ $R_L = 10k\Omega \text{ to Ground}$ $R_L = 10k\Omega \text{ to Ground}$ $G = +1$	(V+) -1 0.25 (V+) -1 0.1	(V+) -0.6 0.05 (V+) -0.65 0.05 ±8 1000		* * * *	* * * * *		V V V mA pF
POWER SUPPLY Specified Operating Voltage Operating Voltage Range Quiescent Current (per amplifier)	IQ	I _O = 0	+2.7	+2.7 250	+36 300	*	*	*	V V μΑ
TEMPERATURE RANGE Specified Range Operating Range Storage Thermal Resistance 8-Pin DIP SO-8 Surface-Mount MSOP-8 Surface-Mount 14-Pin DIP SO-14 Surface-Mount	$ heta_{\sf JA}$		-40 -40 -55	100 150 220 80 110	+85 +125 +125	* *	* * * *	* *	°C °

^{*} Specifications same as OPA234U, E.

NOTES: (1) Wafer-level tested to 95% confidence level. (2) Positive conventional current flows into the input terminals. (3) See Small-Signal Overshoot vs Load Capacitance typical curve.



ELECTRICAL CHARACTERISTICS: $V_S = \pm 15V$

At T_A = 25°C, V_S = ± 15 V, and R_L = $10k\Omega$ connected to ground, unless otherwise noted.

				PA234U, E DPA2234U		OP O OP			
PARAMETER		CONDITION	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
OFFSET VOLTAGE Input Offset Voltage OPA4234U Model vs Temperature(1) vs Power Supply vs Time Channel Separation (Dual, Quad)	V _{os} dV _{os} /dT PSRR	$V_{CM} = 0V$ Operating Temperature Range $V_S = \pm 1.35V \ to \ \pm 18V, \ V_{CM} = 0V$		±70 ±0.5 3 0.2 0.3	±250 ±5 10		* ±70 * * *	±500 ±250 * 20	μV μV/°C μV//V μV/mo μV//V
INPUT BIAS CURRENT Input Bias Current ⁽²⁾ Input Offset Current	I _B I _{OS}	$V_{CM} = 0V$ $V_{CM} = 0V$		-12 ±1	-25 ±5		*	-50 *	nA nA
NOISE Input Voltage Noise Density Current Noise Density	v _n i _n	f = 1kHz		25 80			*		nV/√Hz fA/√Hz
INPUT VOLTAGE RANGE Common-Mode Voltage Range Common-Mode Rejection	CMRR	$V_{CM} = -15V$ to 14V	(V–) 91	106	(V+) -1	* 86	*	*	V dB
INPUT IMPEDANCE Differential Common-Mode		V _{CM} = 0V		10 ⁷ 5 10 ¹⁰ 6			*		Ω pF Ω pF
OPEN-LOOP GAIN Open-Loop Voltage Gain	A _{OL}	$V_0 = -14.5V$ to 14V	110	120		100	*		dB
FREQUENCY RESPONSE Gain-Bandwidth Product Slew Rate Settling Time: 0.1% 0.01% Overload Recovery Time	GBW SR	$C_L = 100pF$ $G = 1, 10V Step, C_L = 100pF$ $G = 1, 10V Step, C_L = 100pF$ $(V_{IN}) (Gain) = V_S$		0.35 0.2 41 47 22			* * * * *		MHz V/μs μs μs μs
OUTPUT Voltage Output: Positive Negative Short-Circuit Current Capacitive Load Drive (Stable Ope	I _{SC}	G = +1	(V+) -1 (V-) +0.5	(V+) -0.7 (V-) +0.15 ±22 1000		*	* * * *		V V mA pF
POWER SUPPLY Specified Operating Voltage Operating Voltage Range Quiescent Current (per amplifier)	Ι _Q	I _O = 0	±1.35	±15 ±275	±18 ±350	*	*	* *	V V μΑ
TEMPERATURE RANGE Specified Range Operating Range Storage Thermal Resistance	$ heta_{JA}$		-40 -40 -55		+85 +125 +125	* *		* *	٠ 0 0 0
8-Pin DIP SO-8 Surface-Mount MSOP-8 Surface-Mount 14-Pin DIP SO-14 Surface-Mount	V JA			100 150 220 80 110			* * * * *		°C/W °C/W °C/W °C/W

^{*} Specifications same as OPA234U, E.

NOTES: (1) Wafer-level tested to 95% confidence level. (2) Positive conventional current flows into the input terminals. (3) See Small-Signal Overshoot vs Load Capacitance typical curve.



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PACKAGE INFORMATION

PRODUCT	PACKAGE	PACKAGE MARKING
Single OPA234EA OPA234E OPA234UA OPA234U	MSOP-8 Surface-Mount " SO-8 Surface-Mount "	A34 " OPA234UA OPA234U
Dual OPA2234UA OPA2234U	SO-8 Surface-Mount	OPA2234UA OPA2234U
Quad OPA4234UA OPA4234U	SO-8 Surface-Mount	OPA4234UA OPA4234U

NOTE: (1) For the most current package and ordering information, see the Package Option Addendum located at the end of this data sheet.

ABSOLUTE MAXIMUM RATINGS


Supply Voltage, V+ to V	36V
Input Voltage	.(V-) -0.7V to (V+) +0.7V
Output Short-Circuit ⁽¹⁾	Continuous
Operating Temperature	40°C to +125°C
Storage Temperature	55°C to +125°C
Junction Temperature	150°C
Lead Temperature (soldering, 10s)	300°C


NOTE: (1) Short-circuit to ground, one amplifier per package.





TYPICAL CHARACTERISTIC CURVES


At $T_A = +25$ °C and $R_L = 10k\Omega$, unless otherwise noted.


















TYPICAL CHARACTERISTIC CURVES (Cont.)


At $T_A = +25^{\circ}C$ and $R_L = 10k\Omega$, unless otherwise noted.


















TYPICAL CHARACTERISTIC CURVES (Cont.)


At $T_A = +25^{\circ}C$ and $R_L = 10k\Omega$, unless otherwise noted.
















TYPICAL CHARACTERISTIC CURVES (Cont.)

At $T_A = +25^{\circ}C$ and $R_L = 10k\Omega$, unless otherwise noted.





APPLICATIONS INFORMATION

The OPA234 series op amps are unity-gain stable and suitable for a wide range of general-purpose applications. Power-supply pins should be bypassed with 10nF ceramic capacitors.

OPERATING VOLTAGE

The OPA234 series op amps operate from single ($\pm 2.7V$ to $\pm 36V$) or dual ($\pm 1.35V$ to $\pm 18V$) supplies with excellent performance. Specifications are production tested with $\pm 2.7V$, $\pm 5V$, and $\pm 15V$ supplies. Most behavior remains unchanged throughout the full operating voltage range. Parameters which vary significantly with operating voltage are shown in the Typical Characterisitc curves.

OFFSET VOLTAGE TRIM

Offset voltage of the OPA234 series amplifiers is laser trimmed and usually requires no user adjustment. The OPA234 (single op amp version) provides offset voltage trim connections on pins 1 and 5. Offset voltage can be adjusted by connecting a potentiometer, as shown in Figure 1. This adjustment should be used only to null the offset of the op amp, not to adjust system offset or offset produced by the signal source. Nulling offset could degrade the offset drift behavior of the op amp. While it is not possible to predict the exact change in drift, the effect is usually small.




FIGURE 1. OPA234 Offset Voltage Trim Circuit.





24-May-2019

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
OPA2234U	NRND	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU-DCC	Level-3-260C-168 HR	-40 to 85	OPA 2234U	
OPA2234U/2K5	NRND	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU-DCC	Level-3-260C-168 HR	-40 to 85	OPA 2234U	
OPA2234UA	NRND	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU-DCC	Level-3-260C-168 HR	-40 to 85	OPA 2234U A	
OPA2234UA/2K5	NRND	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU-DCC	Level-3-260C-168 HR	-40 to 85	OPA 2234U A	
OPA2234UA/2K5G4	NRND	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU-DCC	Level-3-260C-168 HR	-40 to 85	OPA 2234U A	
OPA2234UG4	NRND	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU-DCC	Level-3-260C-168 HR	-40 to 85	OPA 2234U	
OPA234E/250	NRND	VSSOP	DGK	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU Call TI	Level-3-260C-168 HR	-40 to 125	A34	
OPA234E/250G4	NRND	VSSOP	DGK	8	250	Green (RoHS & no Sb/Br)	Call TI	Level-3-260C-168 HR	-40 to 125	A34	
OPA234E/2K5	NRND	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU Call TI	Level-3-260C-168 HR	-40 to 125	A34	
OPA234EA/250	NRND	VSSOP	DGK	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU Call TI	Level-3-260C-168 HR	-40 to 125	A34	
OPA234EA/250G4	NRND	VSSOP	DGK	8	250	Green (RoHS & no Sb/Br)	Call TI	Level-3-260C-168 HR	-40 to 125	A34	
OPA234EA/2K5	NRND	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU Call TI	Level-3-260C-168 HR	-40 to 125	A34	
OPA234U	NRND	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU-DCC	Level-3-260C-168 HR	-40 to 125	OPA 234U	
OPA234U/2K5	NRND	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU-DCC	Level-3-260C-168 HR	-40 to 125	OPA 234U	
OPA234UA	NRND	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU-DCC	Level-3-260C-168 HR	-40 to 125	OPA 234U A	



PACKAGE OPTION ADDENDUM

24-May-2019

Orderable Device	Status	Package Type		Pins		Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
OPA234UA/2K5	NRND	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU-DCC	Level-3-260C-168 HR	-40 to 125	OPA 234U A	
OPA4234U	NRND	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU-DCC	Level-3-260C-168 HR	-40 to 85	OPA4234U	
OPA4234U/2K5	NRND	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU-DCC	Level-3-260C-168 HR	-40 to 85	OPA4234U	
OPA4234UA	NRND	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU-DCC	Level-3-260C-168 HR	-40 to 85	OPA4234U A	
OPA4234UA/2K5	NRND	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU-DCC	Level-3-260C-168 HR	-40 to 85	OPA4234U A	
OPA4234UA/2K5G4	NRND	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU-DCC	Level-3-260C-168 HR	-40 to 85	OPA4234U A	
OPA4234UAG4	NRND	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU-DCC	Level-3-260C-168 HR	-40 to 85	OPA4234U A	
OPA4234UG4	NRND	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU-DCC	Level-3-260C-168 HR	-40 to 85	OPA4234U	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



PACKAGE OPTION ADDENDUM

24-May-2019

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF OPA2234:

Military: OPA2234M

NOTE: Qualified Version Definitions:

• Military - QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 8-Mar-2019

TAPE AND REEL INFORMATION



TAPE DIMENSIONS + K0 - P1 - B0 W Cavity - A0 -

	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
OPA2234U/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
OPA2234UA/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
OPA234E/250	VSSOP	DGK	8	250	180.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
OPA234E/2K5	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
OPA234EA/250	VSSOP	DGK	8	250	180.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
OPA234EA/2K5	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
OPA234U/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
OPA234UA/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
OPA4234U/2K5	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
OPA4234UA/2K5	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1

www.ti.com 8-Mar-2019



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
OPA2234U/2K5	SOIC	D	8	2500	367.0	367.0	35.0
OPA2234UA/2K5	SOIC	D	8	2500	367.0	367.0	35.0
OPA234E/250	VSSOP	DGK	8	250	210.0	185.0	35.0
OPA234E/2K5	VSSOP	DGK	8	2500	367.0	367.0	35.0
OPA234EA/250	VSSOP	DGK	8	250	210.0	185.0	35.0
OPA234EA/2K5	VSSOP	DGK	8	2500	367.0	367.0	35.0
OPA234U/2K5	SOIC	D	8	2500	367.0	367.0	35.0
OPA234UA/2K5	SOIC	D	8	2500	367.0	367.0	35.0
OPA4234U/2K5	SOIC	D	14	2500	367.0	367.0	38.0
OPA4234UA/2K5	SOIC	D	14	2500	367.0	367.0	38.0

D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.





SMALL OUTLINE INTEGRATED CIRCUIT



- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated