


# FEATURES

- Member of the Texas Instruments Widebus™ Family
- DOC<sup>™</sup> (Dynamic Output Control) Circuit Dynamically Changes Output Impedance, Resulting in Noise Reduction Without Speed Degradation
- Less Than 2-ns Maximum Propagation Delay at 2.5-V and 3.3-V V<sub>CC</sub>
- Dynamic Drive Capability Is Equivalent to Standard Outputs With I $_{\rm OH}$  and I $_{\rm OL}$  of  $\pm$ 24 mA at 2.5-V V $_{\rm CC}$

- Overvoltage-Tolerant Inputs/Outputs Allow Mixed-Voltage-Mode Data Communications
- I<sub>off</sub> Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)

## **DESCRIPTION/ORDERING INFORMATION**

A Dynamic Output Control (DOC) circuit is implemented, which, during the transition, initially lowers the output impedance to effectively drive the load and, subsequently, raises the impedance to reduce noise. Figure 1 shows typical  $V_{OL}$  vs  $I_{OL}$  and  $V_{OH}$  vs  $I_{OH}$  curves to illustrate the output impedance and drive capability of the circuit. At the beginning of the signal transition, the DOC circuit provides a maximum dynamic drive that is equivalent to a high-drive standard-output device. For more information, refer to the TI application reports, *AVC Logic Family Technology and Applications*, literature number SCEA006, and *Dynamic Output Control (DOC*<sup>TM</sup>) *Circuitry Technology and Applications*, literature number SCEA009.






Figure 1. Output Voltage vs Output Current

#### **ORDERING INFORMATION**

T <sub>A</sub>	PACK	AGE <sup>(1)</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING		
	TSSOP - DGG	Tape and reel	SN74AVC16244DGGR	AVC16244		
–40°C to 85°C	TVSOP - DGV	Tape and reel	SN74AVC16244DGVR	CVA244		
-40 C to 65 C	VFBGA – GQL	Topo and roal	SN74AVC16244GQLR	CVA244		
	VFBGA – ZQL (Pb-free)	Tape and reel	SN74AVC16244ZQLR	UVA244		

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus, DOC are trademarks of Texas Instruments.

SCES141N-JULY 1998-REVISED MARCH 2005



# **DESCRIPTION/ORDERING INFORMATION (CONTINUED)**

This 16-bit buffer/driver is operational at 1.2-V to 3.6-V  $V_{CC}$ , but is designed specifically for 1.65-V to 3.6-V  $V_{CC}$  operation.

The SN74AVC16244 is designed specifically to improve the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.

The device can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. It provides true outputs and symmetrical active-low output-enable ( $\overline{OE}$ ) inputs.


This device is fully specified for partial-power-down applications using  $I_{off}$ . The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

To ensure the high-impedance state during power up or power down,  $\overline{\text{OE}}$  should be tied to  $V_{\text{CC}}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

DGG	DGG OR DGV PACKAGE (TOP VIEW)								
		`	_		1				
1 <del>OE</del>	d	1	J	48	2 <u>OE</u>				
1Y1		2		47	] 1A1				
1Y2		3		46	] 1A2				
GND	Ц	4		45	GND				
1Y3		5		44	] 1A3				
1Y4		6		43	] 1A4				
$V_{CC}$		7		42	] v <sub>cc</sub>				
2Y1	П	8		41	] 2A1				
2Y2		9		40	] 2A2				
GND	П	10		39	GND				
2Y3	Ц	11		38	] 2A3				
2Y4	Ц	12		37	] 2A4				
3Y1	Ц	13		36	] 3A1				
3Y2		14		35	] 3A2				
GND	П	15		34	GND				
3Y3	Ц	16		33	] 3A3				
3Y4		17		32	] 3A4				
$V_{CC}$	П	18		31	] v <sub>cc</sub>				
4Y1		19		30	] 4A1				
4Y2	П	20		29	] 4A2				
GND		21		28	GND				
4Y3	Ц	22		27	] 4A3				
4Y4		23		26	] 4A4				
4 <del>OE</del>	9	24		25	3 <u>OE</u>				



# GQL OR ZQL PACKAGE (TOP VIEW)



# TERMINAL ASSIGNMENTS(1)

	1	2	3	4	5	6
Α	1 <del>OE</del>	NC	NC	NC	NC	2 <del>OE</del>
В	1Y2	1Y1	GND	GND	1A1	1A2
С	1Y4	1Y3	V <sub>CC</sub>	V <sub>CC</sub>	1A3	1A4
D	2Y2	2Y1	GND	GND	2A1	2A2
E	2Y4	2Y3			2A3	2A4
F	3Y1	3Y2			3A2	3A1
G	3Y3	3Y4	GND	GND	3A4	3A3
Н	4Y1	4Y2	V <sub>CC</sub>	V <sub>CC</sub>	4A2	4A1
J	4Y3	4Y4	GND	GND	4A4	4A3
K	4 <del>OE</del>	NC	NC	NC	NC	3 <del>OE</del>


### (1) NC - No internal connection

# FUNCTION TABLE (EACH 4-BIT BUFFER)

INP	JTS	OUTPUT
ŌĒ	Α	Y
L	L	L
L	Н	Н
Н	Χ	Z



# **LOGIC DIAGRAM (POSITIVE LOGIC)**




# Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range		-0.5	4.6	V
VI	Input voltage range (2)			4.6	V
Vo	Voltage range applied to any output in	-0.5	4.6	V	
Vo	Voltage range applied to any output in	-0.5	V <sub>CC</sub> + 0.5	V	
I <sub>IK</sub>	Input clamp current	V <sub>1</sub> < 0		-50	mA
I <sub>OK</sub>	Output clamp current V <sub>O</sub> < 0			-50	mA
Io	Continuous output current			±50	mA
	Continuous current through each V <sub>CC</sub> of	or GND		±100	mA
		DGG package		70	
$\theta_{JA}$	Package thermal impedance (4)	DGV package		58	°C/W
		GQL/ZQL package		42	
T <sub>stg</sub>	Storage temperature range		-65	150	°C

- (1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.
- (3) The output positive-voltage rating may be exceeded up to 4.6 V maximum if the output current rating is observed.
- (4) The package thermal impedance is calculated in accordance with JESD 51.





# Recommended Operating Conditions<sup>(1)</sup>

			MIN	MAX	UNIT		
V	Cumply voltage	Operating	1.4	3.6	V		
$V_{CC}$	Supply voltage	Data retention only	1.2		V		
		V <sub>CC</sub> = 1.2 V	V <sub>CC</sub>				
		$V_{CC} = 1.4 \text{ V to } 1.6 \text{ V}$	$0.65 \times V_{CC}$				
$V_{IH}$	High-level input voltage	$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$	$0.65 \times V_{CC}$		V		
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7				
		V <sub>CC</sub> = 3 V to 3.6 V	2				
		V <sub>CC</sub> = 1.2 V		GND			
		$V_{CC} = 1.4 \text{ V to } 1.6 \text{ V}$		$0.35 \times V_{CC}$			
$V_{IL}$	Low-level input voltage	V <sub>CC</sub> = 1.65 V to 1.95 V		$0.35 \times V_{CC}$	V		
		V <sub>CC</sub> = 2.3 V to 2.7 V		0.7			
		V <sub>CC</sub> = 3 V to 3.6 V		0.8			
VI	Input voltage		0	3.6	V		
V	Output valtage	Active state	0	$V_{CC}$	V		
Vo	Output voltage	3-state	0	3.6	V		
		V <sub>CC</sub> = 1.4 V to 1.6 V		-2			
	Static high level cutout current(2)	V <sub>CC</sub> = 1.65 V to 1.95 V		-4	A		
I <sub>OHS</sub>	Static high-level output current <sup>(2)</sup>	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		-8	mA		
		V <sub>CC</sub> = 3 V to 3.6 V		-12			
		V <sub>CC</sub> = 1.4 V to 1.6 V		2			
	Static law layer output ourrent(2)	$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$		4 8			
I <sub>OLS</sub>	Static low-level output current <sup>(2)</sup>	V <sub>CC</sub> = 2.3 V to 2.7 V					
		V <sub>CC</sub> = 3 V to 3.6 V		12			
Δt/Δν	Input transition rise or fall rate	V <sub>CC</sub> = 1.4 V to 3.6 V		5	ns/V		
T <sub>A</sub>	Operating free-air temperature		-40	85	°C		

All unused inputs of the device must be held at  $V_{CC}$  or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004. Dynamic drive capability is equivalent to standard outputs with  $I_{OH}$  and  $I_{OL}$  of  $\pm 24$  mA at 2.5-V  $V_{CC}$ . See Figure 1 for  $V_{OL}$  vs  $I_{OL}$  and  $V_{OH}$  vs  $I_{OH}$  characteristics. Refer to the TI application reports, AVC Logic Family Technology and Applications, literature number SCEA006, and Dynamic Output Control (DOC<sup>TM</sup>) Circuitry Technology and Applications, literature number SCEA009.

SCES141N-JULY 1998-REVISED MARCH 2005



## **Electrical Characteristics**

over recommended operating free-air temperature range (unless otherwise noted)

F	PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN TYP(1) MAX	UNIT	
		$I_{OHS} = -100 \mu A$	1.4 V to 3.6 V	V <sub>CC</sub> -0.2		
		$I_{OHS} = -2 \text{ mA}, \qquad V_{IH} = 0.91 \text{ V}$	1.4 V	1.05		
$V_{OH}$		$I_{OHS} = -4 \text{ mA}, \qquad V_{IH} = 1.07 \text{ V}$	1.65 V	1.2	V	
		$I_{OHS} = -8 \text{ mA}, \qquad V_{IH} = 1.7 \text{ V}$	2.3 V	1.75		
		$I_{OHS} = -12 \text{ mA}, \qquad V_{IH} = 2 \text{ V}$	3 V	2.3		
		$I_{OLS} = 100 \mu A$	1.4 V to 3.6 V	0.2		
		$I_{OLS} = 2 \text{ mA}, \qquad V_{IL} = 0.49 \text{ V}$	1.4 V	0.4		
$V_{OL}$		$I_{OLS} = 4 \text{ mA}, \qquad \qquad V_{IL} = 0.57 \text{ V}$	1.65 V	0.45	V	
		$I_{OLS} = 8 \text{ mA}, \qquad \qquad V_{IL} = 0.7 \text{ V}$	2.3 V	0.55		
		$I_{OLS} = 12 \text{ mA}, \qquad V_{IL} = 0.8 \text{ V}$	3 V	0.7		
$I_{\parallel}$		$V_I = V_{CC}$ or GND	3.6 V	±2.5	μΑ	
I <sub>off</sub>		$V_I$ or $V_O = 3.6 \text{ V}$	0	±10	μΑ	
l <sub>OZ</sub>		$V_O = V_{CC}$ or GND	3.6 V	±10	μΑ	
I <sub>CC</sub>		$V_I = V_{CC}$ or GND, $I_O = 0$	3.6 V	40	μΑ	
	Control inputs	V – V or CND	2.5 V	3.5		
0	Control inputs	$V_I = V_{CC}$ or GND	3.3 V	3.5	~F	
Ci	Data inputa	V V or CND	2.5 V	6	pF -	
	Data inputs	$V_I = V_{CC}$ or GND	3.3 V	6		
C	Outputo	V = V or CND	2.5 V	6.5	nE.	
C <sub>o</sub>	Outputs	$V_O = V_{CC}$ or GND	3.3 V	6.5	pF	

<sup>(1)</sup> Typical values are measured at  $T_A = 25$ °C.

## **Switching Characteristics**

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 1.2 V	V <sub>CC</sub> = ± 0.1		V <sub>CC</sub> = ± 0.1		V <sub>CC</sub> = ± 0.2		V <sub>CC</sub> = 1 ± 0.3		UNIT
	(INPUT)	(001701)	TYP	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>pd</sub>	Α	Y	3.1	0.6	3.3	0.7	2.9	0.6	1.9	0.5	1.7	ns
t <sub>en</sub>	ŌĒ	Υ	7.6	1.4	8	1.3	6.8	0.9	4	0.7	3.5	ns
t <sub>dis</sub>	ŌĒ	Υ	7.2	1.7	7.3	1.6	6.2	1	4.3	1	3.5	ns


# **Operating Characteristics**

 $T_A = 25^{\circ}C$ 

	PARAMETER			CONDITIONS	V <sub>CC</sub> = 1.8 V TYP	V <sub>CC</sub> = 2.5 V TYP	V <sub>CC</sub> = 3.3 V TYP	UNIT
0	Power dissipation	Outputs enabled	0 0	f 10 MHz	23	27	33	۲.
capacitance capacitance		Outputs disabled	$C_L = 0$ ,	f = 10 MHz	0.1	0.1	0.1	pF




### PARAMETER MEASUREMENT INFORMATION



TEST	S1
t <sub>PLH</sub> /t <sub>PHL</sub>	Open
t <sub>PLZ</sub> /t <sub>PZL</sub>	$2 \times V_{CC}$
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND

V <sub>CC</sub>	CL	RL	${f V}_{\Delta}$
1.2 V	15 pF	<b>2 k</b> Ω	0.1 V
1.5 V $\pm$ 0.1 V	15 pF	<b>2 k</b> Ω	0.1 V
1.8 V $\pm$ 0.15 V	30 pF	<b>1 k</b> Ω	0.15 V
2.5 V $\pm$ 0.2 V	30 pF	<b>500</b> Ω	0.15 V
3.3 V $\pm$ 0.3 V	30 pF	500 Ω	0.3 V



- NOTES: A. C<sub>L</sub> includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_{\Omega}$  = 50  $\Omega$ , slew rate  $\geq$  1 V/ns.
  - D. The outputs are measured one at a time, with one transition per measurement.
  - E. t<sub>PLZ</sub> and t<sub>PHZ</sub> are the same as t<sub>dis</sub>.
  - F. t<sub>PZL</sub> and t<sub>PZH</sub> are the same as t<sub>en</sub>.
  - G. t<sub>PLH</sub> and t<sub>PHL</sub> are the same as t<sub>pd</sub>.
  - H. All parameters and waveforms are not applicable to all devices.

Figure 2. Load Circuit and Voltage Waveforms



# PACKAGE OPTION ADDENDUM

6-Feb-2020

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	_	Pins	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
SN74AVC16244DGGR	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AVC16244	Samples
SN74AVC16244DGVR	ACTIVE	TVSOP	DGV	48	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CVA244	Samples
SN74AVC16244ZQLR	LIFEBUY	BGA MICROSTAR JUNIOR	ZQL	56	1000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	CVA244	

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- <sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



# **PACKAGE OPTION ADDENDUM**

6-Feb-2020

In no event shall TI's liabilit	ty arising out of such information	exceed the total purchase price	ce of the TI part(s) at issue in th	is document sold by TI to Cu	stomer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com 12-Feb-2019

# TAPE AND REEL INFORMATION





_	_	
		3
	B0	Dimension designed to accommodate the component length
	K0	Dimension designed to accommodate the component thickness
	W	Overall width of the carrier tape
	P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AVC16244DGGR	TSSOP	DGG	48	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1
SN74AVC16244DGVR	TVSOP	DGV	48	2000	330.0	16.4	7.1	10.2	1.6	12.0	16.0	Q1
SN74AVC16244ZQLR	BGA MI CROSTA R JUNI OR	ZQL	56	1000	330.0	16.4	4.8	7.3	1.5	8.0	16.0	Q1

www.ti.com 12-Feb-2019



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AVC16244DGGR	TSSOP	DGG	48	2000	367.0	367.0	45.0
SN74AVC16244DGVR	TVSOP	DGV	48	2000	367.0	367.0	38.0
SN74AVC16244ZQLR	BGA MICROSTAR JUNIOR	ZQL	56	1000	350.0	350.0	43.0

# DGV (R-PDSO-G\*\*)

## **24 PINS SHOWN**

## **PLASTIC SMALL-OUTLINE**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194

# DGG (R-PDSO-G\*\*)

# PLASTIC SMALL-OUTLINE PACKAGE

#### **48 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.


B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153



PLASTIC BALL GRID ARRAY




#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.
- 3. No metal in this area, indicates orientation.



PLASTIC BALL GRID ARRAY




NOTES: (continued)

4. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For information, see Texas Instruments literature number SPRAA99 (www.ti.com/lit/spraa99).



PLASTIC BALL GRID ARRAY



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated