LP324, LP2902 ULTRA-LOW-POWER QUADRUPLE OPERATIONAL AMPLIFIERS

SLOS460A-MARCH 2005-REVISED MAY 2005

FEATURES

- Low Supply Current . . . 85 μA Typ
- Low Offset Voltage . . . 2 mV Typ
- Low Input Bias Current . . . 2 nA Typ
- Input Common Mode to GND
- Wide Supply Voltage . . . 3 V < V_{CC} < 32 V
- Pin Compatible With LM324
- Applications
 - LCD Displays
 - Portable Instrumentation
 - Sensor/Metering Equipment
 - Consumer Electronics (MP3 Players, Toys, Etc.)
 - Power Supplies

D, N, OR PW PACKAGE (TOP VIEW) 14 1 40UT 10UT [1IN- Π 13**∏** 4IN− 1IN+ [] 3 ∏ 4IN+ V_{CC} [] 4 GND 11 2IN+ [] 5 10 3IN+ 2IN- **1** 6 9∏ 3IN-20UT [1 30UT

DESCRIPTION/ORDERING INFORMATION

The LP324 and LP2902 are quadruple low-power operational amplifiers especially suited for battery-operated applications. Good input specifications and wide supply-voltage range still are achieved, despite the ultra-low supply current. Single-supply operation is achieved with an input common-mode range that includes GND.


The LP324 and LP2902 are ideal in applications where wide supply voltage and low power are more important than speed and bandwidth. These applications include portable instrumentation, LCD displays, consumer electronics (MP3 players, toys, etc.), and power supplies.

ORDERING INFORMATION

T _A	Р	ACKAGE ⁽¹⁾	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	PDIP – N	Tube of 25	LP324N	LP324N
	SOIC - D	Tube of 50	LP324D	LP324
0°C to 70°C	30IC - D	Reel of 2500	LP324DR	LF324
	TSSOP – PW	Tube of 90	LP324PW	LP324
	1330P – PW	Reel of 2000	LP324PWR	LP324
	PDIP – N	Tube of 25	LP2902N	LP2902N
	SOIC – D	Tube of 50	LP2902D	LP2902
–40°C to 85°C	30IC - D	Reel of 2500	LP2902DR	LP2902
	TSSOP – PW	Tube of 50	LP2902PW	LP2902
	1330F - PW	Reel of 2500	LP2902PWR	LF2902

⁽¹⁾ Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

SYMBOL (EACH AMPLIFIER)






Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SCHEMATIC (EACH AMPLIFIER)



Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V_{CC}	Supply voltage range ⁽²⁾			±16 or 32	V
V_{ID}	Differential input voltage (3)			±32	V
VI	Input voltage (either input)		-0.3	32	V
	Duration of output short circuit (one amplifier)	to ground at (or below) $T_A = 25^{\circ}C$, $V_{CC} \le 15 V^{(4)}$		Unlimited	
		D package		86	
θ_{JA}	Package thermal impedance (5)(6)	N package		80	°C/W
	Duration of output short circuit (one amplifier) to ground at (or below) $T_A = 25^{\circ}C$, $V_{CC} \le 15 \text{ V}^{(4)}$ Unlim Package thermal impedance (5) (6) Pupackage N package PW package	113			
TJ	Operating virtual junction temperature			150	°C
T _{stg}	Storage temperature range		-65	150	°C

- (1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values (except differential voltages and V_{CC} specified for the measurement of I_{OS}) are with respect to the network GND.
- (3) Differential voltages are at IN+, with respect to IN-.
- (4) Short circuits from outputs to V_{CC} can cause excessive heating and eventual destruction.
- (5) Maximum power dissipation is a function of $T_J(max)$, θ_{JA} , and T_A . The maximum allowable power dissipation at any allowable ambient temperature is $P_D = (T_J(max) T_A)/\theta_{JA}$. Operating at the absolute maximum T_J of 150°C can affect reliability.
- (6) The package thermal impedance is calculated in accordance with JESD 51-7.

ESD Protection

TEST CONDITIONS	TYP	UNIT
Human-Body Model	±2	kV



SLOS460A-MARCH 2005-REVISED MAY 2005

Electrical Characteristics

 $\rm T_A$ = 25°C, $\rm V_{CC}$ = 5 V, $\rm V_{IC}$ = V $_{CC}/2,$ $\rm R_L$ = 100 k Ω to GND (unless otherwise noted)

PARAMETER		TEST CONDITIONS(1)	T (2)	I	_P324		L	P2902		LINUT
	PARAMETER	TEST CONDITIONS(1)	T _A ⁽²⁾	MIN	TYP ⁽³⁾	MAX	MIN	TYP ⁽³⁾	MAX	UNIT
V	Innut offeet valtage		25°C		2	4		2	4	m\/
V_{IO}	Input offset voltage		Full range			9			10	mV
_	Input bigg gurrent		25°C		2	10		2	20	nA
I _{IB}	Input bias current		Full range			20			40	ΠA
-	Input offset current		25°C		0.2	2		0.5	4	~ Λ
I _{IO}	10 Input onset current		Full range			4			8	nA
^	Large-signal	$R_L = 10 \text{ k}\Omega \text{ to GND},$	25°C	50	100		40	70		V/mV
A_V	voltage gain	$V_{CC} = 30 \text{ V}$	Full range	40			30			V/IIIV
CMRR	Common-mode	V _{CC} = 30 V,	25°C	80	90		80	90		dB
CIVIKK	rejection ratio	$V_{IC} = 0 \text{ V to } V_{CC} - 1.5 \text{ V}$	Full range	75			75			uБ
l _z	Power-supply	\/ - 5 \/ to 20 \/	25°C	80	90		80	90		V
k _{VSR}	rejection ratio	$V_{CC} = 5 \text{ V to } 30 \text{ V}$	Full range	75			75			V
	Supply current	R₁ = ∞	25°C		85	150		85	150	μΑ
I _{CC}	Supply current	KL = ∞	Full range			250			275	μΑ
V	V _{OH} Output voltage swing (high)	$I_L = 0.35 \text{ mA to GND},$	25°C	3.4	3.6		3.4	3.6		V
VOH		$V_{IC} = 0 V$	Full range	V _{CC} – 1.9			V _{CC} – 1.9			V
V	Output voltage	$I_L = 0.35 \text{ mA from } V_{CC}$	25°C	0.82	0.7		0.82	0.7		V
V_{OL}	swing (low)	$V_{IC} = 0 V$	Full range	1			1			\ \ \
_	Output source	V _O = 3 V, V _{ID} = 1 V	25°C	7	10		7	10		mA
I _O	current	$V_0 = 3 V$, $V_{ID} = 1 V$	Full range	4			4			
		V 45V V 4V	25°C	4	5		4	5		
	Output sink surrent	$V_{O} = 1.5 \text{ V}, V_{ID} = -1 \text{ V}$	Full range	3			3			A
I _O	Output sink current	$V_{O} = 1.5 \text{ V}, V_{ID} = -1 \text{ V},$	25°C	2	4		2	4		mA
		$V_{IC} = 0 V$	Full range	1			1			
	Outrout als and to CNID	V 4.V	25°C		20	35		20	35	A
I _{OS,GND}	Output short to GND	$V_{ID} = 1 V$	Full range			40			40	mA
	1 Output also at 4 - 17	V _{ID} = -1 V	25°C		15	30		15	30	m^
I _{os,vcc}	Output short to V _{CC}	v _{ID} = -1 v	Full range			45			45	mA
∞V_{IO}	Input offset voltage drift		25°C		10			10		μV/°C
∝I _{IO}	Input offset current drift		25°C		10			10		pA/°C

⁽¹⁾ For full-range temperature limits: $V_{CC} = 3$ V to 32 V, $V_{ICR} = 0$ V to $V_{CC} - 1.5$ V (unless otherwise noted) (2) Full range is 0°C to 70°C for LP324 and -40°C to 85°C for LP2902. (3) All typical values are at $T_A = 25$ °C.

Operating Conditions

 $V_{CC} = \pm 15 \text{ V}, T_A = 25^{\circ}\text{C}$

	PARAMETER	TYP	UNIT
GBW	Gain bandwidth product	100	kHz
SR	Slew rate	50	V/ms





6-Feb-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LP2902D	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LP2902	Samples
LP2902DR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LP2902	Samples
LP2902N	ACTIVE	PDIP	N	14	25	Green (RoHS & no Sb/Br)	NIPDAU	N / A for Pkg Type	-40 to 85	LP2902N	Samples
LP2902PW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LP2902	Samples
LP2902PWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LP2902	Samples
LP2902PWRE4	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LP2902	Samples
LP324D	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	LP324	Samples
LP324DR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	NIPDAU SN	Level-1-260C-UNLIM	0 to 70	LP324	Samples
LP324DRE4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	LP324	Samples
LP324DRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	LP324	Samples
LP324N	ACTIVE	PDIP	N	14	25	Green (RoHS & no Sb/Br)	NIPDAU	N / A for Pkg Type	0 to 70	LP324N	Samples
LP324PW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	LP324	Samples
LP324PWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	LP324	Samples

⁽¹⁾ The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.



PACKAGE OPTION ADDENDUM

6-Feb-2020

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 17-Jul-2020

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LP2902DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
LP2902PWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
LP324DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
LP324DR	SOIC	D	14	2500	330.0	16.8	6.5	9.5	2.1	8.0	16.0	Q1
LP324DRG4	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
LP324PWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 17-Jul-2020



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LP2902DR	SOIC	D	14	2500	333.2	345.9	28.6
LP2902PWR	TSSOP	PW	14	2000	367.0	367.0	35.0
LP324DR	SOIC	D	14	2500	333.2	345.9	28.6
LP324DR	SOIC	D	14	2500	364.0	364.0	27.0
LP324DRG4	SOIC	D	14	2500	333.2	345.9	28.6
LP324PWR	TSSOP	PW	14	2000	367.0	367.0	35.0

D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
 - Sody length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated