

- Direct LSTTL Input Logic Compatibility,

CMOS Input Compatibility, II  $\leq 1\mu A$  at V<sub>OL</sub>,

 $V_{IL} = 0.8V$  (Max),  $V_{IH} = 2V$  (Min)

SCHS382 -JANUARY 2010

# HIGH-SPEED CMOS LOGIC HEX BUFFER/LINE DRIVER, THREE-STATE NON-INVERTING AND INVERTING

Check for Samples: CD74HC365-Q1, CD74HC366-Q1, CD74HCT365-Q1

**HCT Types** 

V<sub>OH</sub>

4.5V to 5.5V Operation

## FEATURES

www.ti.com

- Qualified for Automotive Applications
- Buffered Inputs
- High Current Bus Driver Outputs
- Typical Propagation Delay  $t_{PLH}$ ,  $t_{PHL}$  = 8ns at  $V_{CC}$  = 5V,  $C_L$  = 15pF,  $T_A$  = 25°C
- Fanout (Over Temperature Range)
  - Standard Outputs ......10
     LSTTL Loads
- Wide Operating Temperature Range ... –40°C to 125°C
- Balanced Propagation Delay and Transition
  Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- HC Types
  - 2V to 6V Operation
  - High Noise Immunity:  $N_{IL}$  = 30%,  $N_{IH}$  = 30% of  $V_{CC}$  at  $V_{CC}$  = 5V

## DESCRIPTION

The CD74HC365-Q1, CD74HC366-Q1, and CD74HCT365-Q1 silicon gate CMOS three state buffers are general purpose high-speed non-inverting and inverting buffers. They have high drive current outputs which enable high speed operation even when driving large bus capacitances. These circuits possess the low power dissipation of CMOS circuitry, yet have speeds comparable to low power Schottky TTL circuits. Both circuits are capable of driving up to 15 low power Schottky inputs.

The CD74HC365-Q1 and CD74HCT365-Q1 are non-inverting buffers, whereas the CD74HC366-Q1 is an inverting buffer. These devices have two three-state control inputs (OE1 and OE2) which are NORed together to control all six gates.

The 'HCT365-Q1 logic families are speed, function and pin compatible with the standard LS logic family.

#### ORDERING INFORMATION<sup>(1)</sup>

T <sub>A</sub>	PACKAGE <sup>(2)</sup>		ORDERABLE PART NUMBER	TOP-SIDE MARKING	
–40°C to 125°C SOIC – D		CD74HC366QDRQ1	HC366Q		
	SOIC – D	Reel of 2500	CD74HC365QDRQ1	Product Preview	
			CD74HCT365QDRQ1	Product Preview	

For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

(2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





#### SCHS382 - JANUARY 2010

## FUNCTIONAL DIAGRAMS

#### CD74HC365-Q1, CD74HCT365-Q1





## TRUTH TABLE<sup>(1)</sup>

	INPUTS	OUTPUTS (Y)		
OE1	OE2	Α	HC/HCT365	HC366
L	L	L	L	Н
L	L	Н	Н	L
Х	Н	Х	Z	Z
Н	Х	Х	Z	Z

(1) H = High Voltage Level L = Low Voltage Level

X = Don't Care

Z = High Impedance (OFF) State

2



www.ti.com	

Texas

INSTRUMENTS

3



NOTE: Inverter not included in CD74HC365-Q1, CD74HCT365-Q1

Figure 1. LOGIC DIAGRAM FOR THE HC/HCT365 AND HC366 (outputs for HC/HCT365 are complements of those shown, i.e., 1Y, 2Y, etc.)

Copyright © 2010, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Link(s): CD74HC365-Q1 CD74HC366-Q1 CD74HCT365-Q1

#### SCHS382 - JANUARY 2010

www.ti.com

## **ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>**

	PARAMETER		CONDITIONS	VALUE
$V_{CC}$	DC supply voltage		-0.5V to +7V	
I <sub>IK</sub>	DC input diode current,	$V_{\rm I}$ < -0.5V or $V_{\rm I}$ > $V_{\rm CC}$ + 0.5V	±20mA	
I <sub>OK</sub>	DC output diode current	$V_{\rm O}$ < -0.5V or $V_{\rm O}$ > $V_{\rm CC}$ + 0.5V	±20mA	
	DC drain current per output			±35mA
10	DC output source or sink current per output pin		$v_0 > -0.5v$ or $v_0 < v_{CC} + 0.5v$	±25mA
I <sub>CC</sub>	DC V <sub>CC</sub> or ground current			±50mA
		Human-Body Model	1.5kV	
ESD	Electrostatic discharge	Machine Model	200V	
		Field_Induced_Charged Device	250V	
	Latch up			Class I

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## THERMAL CHARACTERISTICS

over operating free-air temperature range (unless otherwise noted)

	PARAMETER		MIN	MAX	UNIT
$\theta_{JA}$	Thermal resistance (typical) <sup>(1)</sup>	D (SOIC) package		73	°C/W
$J_T$	Maximum junction temperature			150	°C
T <sub>stg</sub>	Maximum storage temperature range		-65	150	°C
	Maximum lead temperature (soldering 10s)	(SOIC - lead tips only)		300	°C

(1) The package thermal impedance is calculated in accordance with JESD 51-7.

## **RECOMMENDED OPERATING CONDITIONS**

			MIN	MAX	UNIT
V	Supply voltage	HC Types	2	6	V
VCC	Supply voltage DC Input voltage DC Output voltage Operating free-air temperature Input Rise and Fall Time	HCT Types	4.5	5.5	v
VI	DC Input voltage		0	$V_{CC}$	V
Vo	DC Output voltage		0	$V_{CC}$	V
T <sub>A</sub>	Operating free-air temperature		-40	125	°C
		2 V		1000	
	Input Rise and Fall Time	4.5 V		500	ns
		6 V		400	

4

Copyright © 2010, Texas Instruments Incorporated

Product Folder Link(s): CD74HC365-Q1 CD74HC366-Q1 CD74HCT365-Q1



SCHS382 - JANUARY 2010

## **ELECTRICAL CHARACTERISTICS**

over operating free-air temperature range (unless otherwise noted)

		TEST CON	DITIONS		25°C			-40°C TO			
	PARAMETER		V <sub>1</sub> (V)	l <sub>o</sub> (mA)	V <sub>CC</sub> (V)	MIN	TYP	MAX	MIN	MAX	UNITS
HC T	ypes										
	V <sub>IH</sub> High-level input voltage				2	1.5	-	-	1.5	-	
VIH			-	-	4.5	3.15	-	-	3.15	-	V
					6	4.2	-	-	4.2	-	
					2	-	-	0.5	-	0.5	
VIL	Low-level input voltage		-	-	4.5	-	-	1.35	-	1.35	V
					6	-	-	1.8	-	1.8	
					2	1.9	-	-	1.9	-	
		CMOS		-0.02	4.5	4.4	-	-	4.4	-	
$V_{OH}$	High-level output voltage loads		$V_{IH}$ or $V_{IL}$		6	5.9	-	-	5.9	-	V
		тті		-6	4.5	3.98	-	-	3.7	-	
		116		-7.8	6	5.48	-	-	5.2	-	
					2	-	-	0.1	-	0.1	
		CMOS		0.02	4.5	-	-	0.1	-	0.1	
$V_{OL}$	Low-level output		$V_{\text{IH}} \text{ or } V_{\text{IL}}$		6	-	-	0.1	-	0.1	V
		тті		6	4.5	-	-	0.26	-	0.4	
		116		7.8	6	-	-	0.26	-	0.4	
I <sub>I</sub>	Input leakage current		$V_{CC} \mbox{ or } {\rm GND}$	-	6	-	-	±0.1	-	±1	μA
I <sub>CC</sub>	Quiescent device curren	ıt	$\rm V_{\rm CC}$ or GND	0	6	-	-	8	-	160	μA
I <sub>OZ</sub>	Three-state leakage cur	rent	$V_{\rm IH}$ or $V_{\rm IL}$	V <sub>O</sub> = V <sub>CC</sub> or GND	6	-	-	±0.5	-	±10	μA
HCT	Types										
$V_{\text{IH}}$	High-level input voltage		-	-	4.5 to 5.5	2	-	-	2	-	V
$V_{\text{IL}}$	Low-level input voltage		-	-	4.5 to 5.5	-	-	0.8	-	0.8	V
V	High-level output	CMOS	V or V	-0.02	4.5	4.4	-	-	4.4	-	V
⊻он	voltage loads	TTL	VIH OF VIL	-4	4.5	3.98	-	-	3.7	-	v
V	Low-level output	CMOS	V or V	0.02	4.5	-	-	0.1	-	0.1	V
VOL	voltage loads	TTL	VIH OF VIL	4	4.5	-	-	0.26	-	0.4	V
կ	Input leakage current		$V_{\text{CC}} \text{ or } \text{GND}$	-	5.5	-	-	±0.1	-	±1	μA
I <sub>CC</sub>	Quiescent device curren	it	$\rm V_{CC}$ or GND	0	5.5	-	-	8	-	160	μA
$\Delta I_{CC}$	Additional quiescent dev current per input pin: 1 u	vice unit load <sup>(1)</sup>	V <sub>CC</sub> - 2.1	-	4.5 to 5.5	-	100	360	-	490	μA
I <sub>OZ</sub>	Three-state leakage cur	rent	$V_{\text{IH}}$ or $V_{\text{IL}}$	V <sub>O</sub> = V <sub>CC</sub> or GND	5.5	-	-	±0.5	-	±10	μΑ

(1) For dual-supply systems theoretical worst case ( $V_I = 2.4V$ ,  $V_{CC} = 5.5V$ ) specification is 1.8mA.

## HCT Input Loading

INPUT	UNIT LOADS
OE1	0.6
All Others	0.55

Copyright © 2010, Texas Instruments Incorporated

Submit Documentation Feedback 5

Product Folder Link(s): CD74HC365-Q1 CD74HC366-Q1 CD74HCT365-Q1



#### SCHS382 – JANUARY 2010

## SWITCHING CHARACTERISTICS

Input  $t_r$ ,  $t_f = 6ns$ 

PARAMETER		TEST	V <sub>CC</sub> (V)	25°(	25°C		UNITS	
			CONDITIONS		TYP	MAX	MAX	
HC Types	6		•					
				2	-	110	165	
		110005	$C_L = 50 pF$	4.5	-	22	33	
		HC305		6	-	19	28	
t <sub>PLH</sub> ,	Propagation delay, data to		$C_L = 15 pF$	5	9	-	-	
t <sub>PHL</sub>	outputs			2	-	150	225	ns
		110000	$C_L = 50 pF$	4.5	-	31	45	
		HC300		6	-	26	38	
			C <sub>L</sub> = 15pF	5	12	-	-	
				2	-	60	90	
t <sub>TLH</sub> , t <sub>TLU</sub>	Output transition time	$C_L = 50 pF$	4.5	-	12	18	ns	
IHL			6	-	10	15		
CI	Input capacitance		-	-	-	10	10	pF
Co	Three-state output capacitance	9	-	-	-	20	20	pF
C <sub>PD</sub>	Power dissipation capacitance	(1)(2)	-	5	40	-	-	pF
НСТ Туре	es							
			$C_L = 50 pF$	4.5	-	25	38	
	Propagation delay, data to	HC 1305	CL = 15pF	5	9	-	-	
<sup>I</sup> PLH, <sup>I</sup> PHL	outputs	LICTOR	$C_L = 50 pF$	4.5	-	27	41	115
		HC 1300	CL = 15pF	5	11	-	-	
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation delay, output ena	ble and disable to	$C_L = 50 pF$	4.5	-	35	53	20
	outputs	$C_L = 15 pF$	5	14	-	-	ns	
t <sub>TLH</sub> , t <sub>THL</sub>	Output transition time	$C_L = 50 pF$	4.5	-	12	18	ns	
CI	Input capacitance		-	-		10	10	pF
Co	Three-state output capacitance	9	-	-		20	20	pF
C <sub>PD</sub>	Power dissipation capacitance	(1)(2)	-	5	42		-	pF

(1)  $C_{PD}$  is used to determine the dynamic power consumption, per inverter. (2)  $P_D = V_{CC2} \times f_i (C_{PD} + C_L)$ , where  $f_i$  = input frequency,  $C_L$  = output load capacitance,  $V_{CC}$  = supply voltage

6

Copyright © 2010, Texas Instruments Incorporated



t<sub>r</sub> = 6ns

INPUT

INVERTING

OUTPUT

t<sub>THL</sub>

www.ti.com

TEST CIRCUIT AND WAVEFORMS

t<sub>f</sub> = 6ns

t<sub>TLH</sub>

90%

50%

10%

OUTPUT DISABLE

t<sub>PI H</sub>

Figure 2. HC and HCU Transition Times and

**Propagation Delay Times, Combination Logic** 

90%

50%

10%

t<sub>PHL</sub>

V<sub>CC</sub>

GND



SCHS382 - JANUARY 2010



Figure 3. HCT Transition Times and Propagation Delay Times, Combination Logic



NOTE: Open drain waveforms  $t_{PLZ}$  and  $t_{PZL}$  are the same as those for three-state shown on the left. The test circuit is Output  $R_L = 1k\Omega$  to  $V_{CC}$ ,  $C_L = 50pF$ .

Figure 6. HC and HCT Three-State Propagation Delay Test Circuit

Submit Documentation Feedback

Product Folder Link(s): CD74HC365-Q1 CD74HC366-Q1 CD74HCT365-Q1

7



6-Feb-2020

## PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
CD74HC366QDRQ1	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HC366Q	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW**: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF CD74HC366-Q1 :



# PACKAGE OPTION ADDENDUM

6-Feb-2020

#### Catalog: CD74HC366

Military: CD54HC366

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



4211283-4/E 08/12

# D (R-PDSO-G16) PLASTIC SMALL OUTLINE Stencil Openings (Note D) Example Board Layout (Note C) –16x0,55 -14x1,27 -14x1,27 16x1,50 5,40 5.40 Example Non Soldermask Defined Pad Example Pad Geometry (See Note C) 0,60 .55 Example 1. Solder Mask Opening (See Note E) -0,07 All Around

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
   E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated