


FEATURES

- Member of the Texas Instruments Widebus+™ Family
- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low Static-Power Dissipation
- Typical V<sub>OLP</sub> (Output Ground Bounce) <0.8 V at  $V_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$
- I<sub>off</sub> and Power-Up 3-State Support Hot . Insertion
- Supports Unregulated Battery Operation • Down to 2.7 V



- Supports Mixed-Mode Signal Operation • (5-V Input and Output Voltages With 3.3-V V<sub>cc</sub>)
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A) \_
  - 1000-V Charged-Device Model (C101)

	1	2	3	4	5	6
Α	1B2	1B1	1DIR	1 <del>0E</del>	1A1	1A2
В	1B4	1B3	GND	GND	1A3	1A4
С	1B6	1B5	1V <sub>CC</sub>	1V <sub>CC</sub>	1A5	1A6
D	1B8	1B7	GND	GND	1A7	1A8
Е	2B2	2B1	GND	GND	2A1	2A2
F	2B4	2B3	1V <sub>CC</sub>	1V <sub>CC</sub>	2A3	2A4
G	2B6	2B5	GND	GND	2A5	2A6
н	2B7	2B8	2DIR	2 <mark>0E</mark>	2A8	2A7
J	3B2	3B1	3DIR	3 <del>0E</del>	3A1	3A2
к	3B4	3B3	GND	GND	3A3	3A4
L	3B6	3B5	2V <sub>CC</sub>	2V <sub>CC</sub>	3A5	3A6
М	3B8	3B7	GND	GND	3A7	3A8
Ν	4B2	4B1	GND	GND	4A1	4A2
Р	4B4	4B3	2V <sub>CC</sub>	2V <sub>CC</sub>	4A3	4A4
R	4B6	4B5	GND	GND	4A5	4A6
Т	4B7	4B8	4DIR	4 <del>0E</del>	4A8	4A7

#### TERMINAL ASSIGNMENTS

#### **ORDERING INFORMATION**

T <sub>A</sub>	PACKAGE <sup>(1)</sup>		ORDERABLE PART NUMBER	TOP-SIDE MARKING
-40°C to 85°C	LFBGA – GKE	Reel of 1000	SN74LVTH32245GKER	HV245
-40 C 10 85 C	LFBGA – ZKE (Pb-free)	Reel of 1000	SN74LVTH32245ZKER	HV245

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. Widebus+ is a trademark of Texas Instruments.



#### DESCRIPTION/ORDERING INFORMATION

The SN74LVTH32245 is a 32-bit noninverting 3-state transceiver designed for low-voltage (3.3-V)  $V_{CC}$  operation, but with the capability to provide a TTL interface to a 5-V system environment.

This device can be used as four 8-bit transceivers, two 16-bit transceivers, or one 32-bit transceiver. The device allows data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable  $(\overline{OE})$  input can be used to disable the devices so that the buses are effectively isolated.

When  $V_{CC}$  is between 0 and 1.5 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for hot-insertion applications using  $I_{off}$  and power-up 3-state. The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.


INP	JTS	OPERATION
OE	DIR	OPERATION
L	L	B data to A bus
L	Н	A data to B bus
н	Х	Isolation

#### FUNCTION TABLE (each 8-bit transceiver


## SN74LVTH32245 3.3-V ABT 32-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCBS750B-OCTOBER 2000-REVISED NOVEMBER 2006


LOGIC DIAGRAM (POSITIVE LOGIC)








To Seven Other Channels



**To Seven Other Channels** 



## Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
$V_{CC}$	Supply voltage range		-0.5	4.6	V
VI	Input voltage range <sup>(2)</sup>		-0.5	7	V
Vo	Voltage range applied to any output in the	high-impedance or power-off state <sup>(2)</sup>	-0.5	7	V
Vo	Voltage range applied to any output in the	high state <sup>(2)</sup>	-0.5	V <sub>CC</sub> + 0.5	V
I <sub>O</sub>	Current into any output in the low state			128	mA
lo	Current into any output in the high state <sup>(3)</sup>			64	mA
I <sub>IK</sub>	Input clamp current	V <sub>1</sub> < 0		-50	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		-50	mA
$\theta_{JA}$	Package thermal impedance <sup>(4)</sup>	GKE/ZKE package		40	°C/W
T <sub>stg</sub>	Storage temperature range		-65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

(3) This current flows only when the output is in the high state and  $V_0 > V_{CC}$ .

(4) The package thermal impedance is calculated in accordance with JESD 51-7.

### SN74LVTH32245 3.3-V ABT 32-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS SCBS750B-OCTOBER 2000-REVISED NOVEMBER 2006

## **Recommended Operating Conditions**<sup>(1)</sup>

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		2.7	3.6	V
V <sub>IH</sub>	High-level input voltage		2		V
V <sub>IL</sub>	Low-level input voltage			0.8	V
VI	Input voltage			5.5	V
I <sub>OH</sub>	High-level output current			-32	mA
I <sub>OL</sub>	Low-level output current			64	mA
$\Delta t / \Delta v$	Input transition rise or fall rate	Outputs enabled		10	ns/V
$\Delta t / \Delta V_{CC}$	Power-up ramp rate		200		μs/V
T <sub>A</sub>	Operating free-air temperature		-40	85	°C

 All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

Submit Documentation Feedback

SCBS750B-OCTOBER 2000-REVISED NOVEMBER 2006

### **Electrical Characteristics**

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CO	NDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT	
V <sub>IK</sub>		V <sub>CC</sub> = 2.7 V,	I <sub>I</sub> = -18 mA			-1.2	V	
		V <sub>CC</sub> = 2.7 V to 3.6 V,	I <sub>OH</sub> = −100 μA	V <sub>CC</sub> - 0.2				
V <sub>OH</sub>		V <sub>CC</sub> = 2.7 V,	I <sub>OH</sub> = -8 mA	2.4			V	
		$V_{CC} = 3 V,$	I <sub>OH</sub> = -32 mA	2				
		V <sub>CC</sub> = 2.7 V	I <sub>OL</sub> = 100 μA			0.2		
		$v_{\rm CC} = 2.7 \ v$	I <sub>OL</sub> = 24 mA			0.5		
V <sub>OL</sub>			I <sub>OL</sub> = 16 mA			0.4	V	
		$V_{CC} = 3 V$	I <sub>OL</sub> = 32 mA			0.5		
			I <sub>OL</sub> = 64 mA			0.55		
	$V_{\rm CC} = 3.6 \text{ V},$		$V_{I} = V_{CC}$ or GND			±1		
	Control inputs	$V_{CC} = 0 \text{ or } 3.6 \text{ V},$	V <sub>I</sub> = 5.5 V			10		
I <sub>I</sub>	A or B ports <sup>(2)</sup>		V <sub>I</sub> = 5.5 V			20	20 μΑ	
		$V_{CC} = 3.6 V$	$V_{I} = V_{CC}$			1		
			$V_{I} = 0$			-5		
I <sub>off</sub>		$V_{CC} = 0,$	$V_{I}$ or $V_{O}$ = 0 to 4.5 V			±100	μA	
		N 2.V	V <sub>I</sub> = 0.8 V	75				
I <sub>I(hold)</sub>	A or B ports	$V_{CC} = 3 V$	V <sub>I</sub> = 2 V	-75			μA	
		$V_{CC} = 3.6 V,^{(3)}$	V <sub>I</sub> = 0 to 3.6 V			±500		
I <sub>OZPU</sub>		$V_{CC}$ = 0 to 1.5 V, $V_O$ = 0.5 V t	o 3 V, OE = don't care			±100	μA	
I <sub>OZPD</sub>		$V_{CC}$ = 1.5 V to 0, $V_{O}$ = 0.5 V t	o 3 V, OE = don't care			±100	μA	
			Outputs high			0.38		
$V_{CC} = 3.6 \text{ V}, I_{O}$ $V_{I} = V_{CC} \text{ or } GNI$		$V_{CC} = 3.6 V, I_{O} = 0,$ V <sub>I</sub> = V <sub>CC</sub> or GND	Outputs low			10	mA	
			Outputs disabled			0.38		
$\Delta I_{CC}^{(4)}$		$V_{CC}$ = 3 V to 3.6 V, One input Other inputs at $V_{CC}$ or GND	at $V_{CC}$ – 0.6 V,			0.2	mA	
CI		V <sub>I</sub> = 3 V or 0			4		pF	
Co		$V_{O} = 3 V \text{ or } 0$			10		pF	

 All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C.
Unused pins at V<sub>CC</sub> or GND
This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to a s another.

This is the increase in supply current for each input that is at the specified TTL voltage level, rather than  $V_{CC}$  or GND. (4)

# SN74LVTH32245 3.3-V ABT 32-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS

ŧ. Texas INSTRUMENTS www.ti.com

SCBS750B-OCTOBER 2000-REVISED NOVEMBER 2006

#### **Switching Characteristics**

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)


PARAMETER	FROM	TO	Vc	V <sub>CC</sub> = 3.3 V ± 0.3 V				UNIT	
	(INPUT)	(OUTPUT)	MIN	TYP <sup>(1)</sup>	MAX	MIN	MAX		
t <sub>PLH</sub>	A or B	B or A	1.5	2.3	3.3		3.7		
t <sub>PHL</sub>	AUD	DUIA	1.3	2.1	3.3		3.5	ns	
t <sub>PZH</sub>	OE	A or B	1.5	2.8	4.5		5.3	20	
t <sub>PZL</sub>	UE	AUID	1.6	2.9	4.6		5.2	ns	
t <sub>PHZ</sub>	- <u>OE</u>	A or B	2.3	3.7	5.1		5.5		
t <sub>PLZ</sub>		AUD	2.2	3.5	5.1		5.4	ns	
t <sub>sk(LH)</sub>					0.5			20	
t <sub>sk(HL)</sub>					0.5			ns	

(1) All typical values are at V\_{CC} = 3.3 V, T\_A = 25^{\circ}C.

## SN74LVTH32245 3.3-V ABT 32-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCBS750B-OCTOBER 2000-REVISED NOVEMBER 2006

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>1</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>r</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$  2.5 ns.
- D. The outputs are measured one at a time, with one transition per measurement.

#### Figure 1. Load Circuit and Voltage Waveforms



11-Jan-2020

## PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
SN74LVTH32245GKER	LIFEBUY	LFBGA	GKE	96	1000	TBD	SNPB	Level-2-235C-1 YEAR	-40 to 85	HV245	
SN74LVTH32245ZKER	LIFEBUY	LFBGA	ZKE	96	1000	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	-40 to 85	HV245	

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption. **Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

### TAPE AND REEL INFORMATION





## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVTH32245GKER	LFBGA	GKE	96	1000	330.0	24.4	5.7	13.7	2.0	8.0	24.0	Q1
SN74LVTH32245ZKER	LFBGA	ZKE	96	1000	330.0	24.4	5.7	13.7	2.0	8.0	24.0	Q1

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

29-Sep-2019




\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVTH32245GKER	LFBGA	GKE	96	1000	336.6	336.6	41.3
SN74LVTH32245ZKER	LFBGA	ZKE	96	1000	336.6	336.6	41.3

GKE (R-PBGA-N96)

PLASTIC BALL GRID ARRAY




- NOTES: A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Falls within JEDEC MO-205 variation CC.
  - D. This package is tin-lead (SnPb). Refer to the 96 ZKE package (drawing 4204493) for lead-free.



ZKE (R-PBGA-N96)

PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Falls within JEDEC MO-205 variation CC.

D. This package is lead-free. Refer to the 96 GKE package (drawing 4188953) for tin-lead (SnPb).



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated