

# MCP6271/2/3/4/5

# 170 µA, 2 MHz Rail-to-Rail Op Amp

### Features

- Gain Bandwidth Product: 2 MHz (typ.)
- Supply Current: I<sub>Q</sub> = 170 μA (typ.)
- Supply Voltage: 2.0V to 5.5V
- Rail-to-Rail Input/Output
- Extended Temperature Range: -40°C to +125°C
- · Available in Single, Dual and Quad Packages
- Single with Chip Select (CS) (MCP6273)
- Dual with Chip Select (CS) (MCP6275)

### Applications

- Automotive
- Portable Equipment
- Photodiode Amplifier
- Analog Filters
- Notebooks and PDAs
- Battery-Powered Systems

### Available Tools


- SPICE Macro Model (at www.microchip.com)
- FilterLab<sup>®</sup> Software (at www.microchip.com)

### Description

The Microchip Technology Inc. MCP6271/2/3/4/5 family of operational amplifiers (op amps) provide wide bandwidth for the current. This family has a 2 MHz Gain Bandwidth Product (GBWP) and a 65° phase margin. This family also operates from a single supply voltage as low as 2.0V, while drawing 170  $\mu$ A (typ.) quiescent current. Additionally, the MCP6271/2/3/4/5 supports rail-to-rail input and output swing, with a common mode input voltage range of V<sub>DD</sub> + 300 mV to V<sub>SS</sub> – 300 mV. This family of operational amplifiers is designed with Microchip's advanced CMOS process.

The MCP6275 has a Chip Select input  $(\overline{CS})$  for dual op amps in an 8-pin package and is manufactured by cascading two op amps (the output of op amp A connected to the non-inverting input of op amp B). The  $\overline{CS}$  input puts the device in Low-power mode.

The MCP6271/2/3/4/5 family operates over the Extended Temperature Range of -40°C to +125°C, with a power supply range of 2.0V to 5.5V.



### Package Types

# 1.0 ELECTRICAL CHARACTERISTICS

### Absolute Maximum Ratings †

V <sub>DD</sub> – V <sub>SS</sub>
All Inputs and Outputs $V_{SS}$ – 0.3V to $V_{DD}$ + 0.3V
Difference Input Voltage $ V_{\text{DD}} - V_{\text{SS}} $
Output Short Circuit CurrentContinuous
Current at Input Pins±2 mA
Current at Output and Supply Pins±30 mA
Storage Temperature65°C to +150°C
Junction Temperature $(T_J)$ +150°C
ESD Protection On All Pins (HBM/MM) $\ge 4 \text{ kV}/400 \text{V}$

**†** Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

# DC ELECTRICAL SPECIFICATIONS

Denematore	<b>C</b> 1	Min	Tran	Max	11	Conditions
to $V_{DD}/2$ and $V_{OUT} \approx V_{DD}/2$ .						
Electrical Characteristics: Unless otherw	ise indicated	, T <sub>A</sub> = +25°0	$C, V_{DD} =$	+2.0V to +5	5.5V, V <sub>SS</sub>	$_{\rm S}$ = GND, V <sub>CM</sub> = V <sub>DD</sub> /2, R <sub>L</sub> = 10 k $\Omega$

Parameters	Sym	Min	Тур	Max	Units	Conditions
Input Offset						
Input Offset Voltage	V <sub>OS</sub>	-3.0	_	+3.0	mV	V <sub>CM</sub> = V <sub>SS</sub> (Note 1)
Input Offset Voltage (Extended Temperature)	V <sub>OS</sub>	-5.0	—	+5.0	mV	$T_A = -40^{\circ}C$ to +125°C, $V_{CM} = V_{SS}$ (Note 1)
Input Offset Temperature Drift	$\Delta V_{OS} / \Delta T_A$	—	±1.7	—	µV/°C	T <sub>A</sub> = -40°C to +125°C, V <sub>CM</sub> = V <sub>SS</sub> <b>(Note 1)</b>
Power Supply Rejection Ratio	PSRR	70	90	—	dB	V <sub>CM</sub> = V <sub>SS</sub> (Note 1)
Input Bias Current and Impedance						
Input Bias Current	Ι <sub>Β</sub>	—	±1.0	_	pА	Note 2
At Temperature	I <sub>B</sub>	—	50	200	pА	T <sub>A</sub> = +85°C (Note 2)
At Temperature	Ι <sub>Β</sub>	—	2	5	nA	T <sub>A</sub> = +125°C <b>(Note 2)</b>
Input Offset Current	I <sub>OS</sub>	—	±1.0	—	pА	Note 3
Common Mode Input Impedance	Z <sub>CM</sub>	_	10 <sup>13</sup>   6	_	Ω  pF	Note 3
Differential Input Impedance	Z <sub>DIFF</sub>	—	10 <sup>13</sup>   3	—	Ω  pF	Note 3
Common Mode (Note 4)						
Common Mode Input Range	V <sub>CMR</sub>	$V_{SS} - 0.3$	_	V <sub>DD</sub> + 0.3	V	Note 4
Common Mode Rejection Ratio	CMRR	70	85	—	dB	$V_{CM}$ = -0.3V to 2.5V, $V_{DD}$ = 5V
Common Mode Rejection Ratio	CMRR	65	80	—	dB	$V_{CM}$ = -0.3V to 5.3V, $V_{DD}$ = 5V
Open-Loop Gain						
DC Open-Loop Gain (Large Signal)	A <sub>OL</sub>	90	110	_	dB	$V_{OUT} = 0.2V$ to $V_{DD} - 0.2V$ , $V_{CM} = V_{SS}$ , (Note 1)
Output						
Maximum Output Voltage Swing	V <sub>OL</sub> , V <sub>OH</sub>	V <sub>SS</sub> + 15	—	V <sub>DD</sub> - 15	mV	
Output Short-Circuit Current	I <sub>SC</sub>	_	±25	—	mA	
Power Supply						
Supply Voltage	V <sub>DD</sub>	2.0	—	5.5	V	
Quiescent Current per Amplifier	Ι <sub>Q</sub>	100	170	240	μA	I <sub>O</sub> = 0

**Note 1:** The MCP6275's V<sub>CM</sub> for op amp B (pins V<sub>OUTA</sub>/V<sub>INB</sub>+ and V<sub>INB</sub>-) is V<sub>SS</sub> + 100 mV.

2: The current at the MCP6275's  $V_{INB}$ - pin is specified by I<sub>B</sub> only.

3: This specification does not apply to the MCP6275's  $V_{OUTA}/V_{INB}$ + pin.

4: The MCP6275's V<sub>INB</sub>- pin (op amp B) has a common mode range (V<sub>CMR</sub>) of V<sub>SS</sub> + 100 mV to V<sub>DD</sub> - 100 mV. The MCP6275's V<sub>OUTA</sub>/V<sub>INB</sub>+ pin (op amp B) has a voltage range specified by V<sub>OH</sub> and V<sub>OL</sub>.

# AC ELECTRICAL SPECIFICATIONS

**Electrical Characteristics:** Unless otherwise indicated,  $T_A = +25$ °C,  $V_{DD} = +2.0$ V to +5.5V,  $V_{SS} = GND$ ,  $V_{CM} = V_{DD}/2$ ,  $V_{OUT} \approx V_{DD}/2$ ,  $R_L = 10 \text{ k}\Omega$  to  $V_{DD}/2$  and  $C_L = 60 \text{ pF}$ .

Parameters	Sym	Min	Тур	Max	Units	Conditions			
AC Response									
Gain Bandwidth Product	GBWP	—	2.0	—	MHz				
Phase Margin at Unity-Gain	PM	_	65	—	0				
Slew Rate	SR	—	0.9	—	V/µs				
Noise									
Input Noise Voltage	E <sub>ni</sub>	_	3.5	—	μV <sub>P-P</sub>	f = 0.1 Hz to 10 Hz			
Input Noise Voltage Density	e <sub>ni</sub>	_	20	—	nV/√Hz	f = 1 kHz			
Input Noise Current Density	İ <sub>ni</sub>		3	—	fA/√Hz	f = 1 kHz			

# **TEMPERATURE SPECIFICATIONS**


<b>Electrical Characteristics:</b> Unless otherwise indicated, $V_{DD} = +2.0V$ to +5.5V and $V_{SS} = GND$ .									
Parameters	Sym	Min	Тур	Max	Units	Conditions			
Temperature Ranges									
Operating Temperature Range	T <sub>A</sub>	-40	_	+125	°C	Note			
Storage Temperature Range	T <sub>A</sub>	-65	_	+150	°C				
Thermal Package Resistances									
Thermal Resistance, 5L-SOT-23	$\theta_{JA}$	_	256	_	°C/W				
Thermal Resistance, 6L-SOT-23	$\theta_{JA}$	—	230	—	°C/W				
Thermal Resistance, 8L-PDIP	$\theta_{JA}$	—	85	_	°C/W				
Thermal Resistance, 8L-SOIC	$\theta_{JA}$	—	163	_	°C/W				
Thermal Resistance, 8L-MSOP	$\theta_{JA}$	—	206	—	°C/W				
Thermal Resistance, 14L-PDIP	$\theta_{JA}$	—	70	—	°C/W				
Thermal Resistance, 14L-SOIC	$\theta_{JA}$	—	120	—	°C/W				
Thermal Resistance, 14L-TSSOP	$\theta_{JA}$	—	100	—	°C/W				

Note: The Junction Temperature (T<sub>J</sub>) must not exceed the Absolute Maximum specification of +150°C.

# MCP6273/MCP6275 CHIP SELECT (CS) SPECIFICATIONS

Parameters	Sym	Min	Тур	Max	Units	Conditions
CS Low Specifications						
CS Logic Threshold, Low	V <sub>IL</sub>	$V_{SS}$	—	$0.2V_{DD}$	V	
CS Input Current, Low	I <sub>CSL</sub>	_	0.01	_	μΑ	$\overline{\text{CS}} = \text{V}_{\text{SS}}$
CS High Specifications	-			-		
CS Logic Threshold, High	V <sub>IH</sub>	0.8V <sub>DD</sub>	—	V <sub>DD</sub>	V	
CS Input Current, High	I <sub>CSH</sub>	_	0.7	2	μΑ	$\overline{\text{CS}} = \text{V}_{\text{DD}}$
GND Current per Amplifier	I <sub>SS</sub>	—	-0.7	—	μA	$\overline{\text{CS}} = \text{V}_{\text{DD}}$
Amplifier Output Leakage	_	_	0.01	_	μA	$\overline{\text{CS}} = \text{V}_{\text{DD}}$
Dynamic Specifications (Note	1)					
CS Low to Valid Amplifier Output, Turn-on Time	t <sub>ON</sub>	_	4	10	μs	$\label{eq:constraint} \hline \overline{CS} \ Low \le 0.2 \ V_{DD}, \ G = +1 \ V/V, \\ V_{IN} = V_{DD}/2, \ V_{OUT} = 0.9 \ V_{DD}/2, \\ V_{DD} = 5.0 V$
CS High to Amplifier Output High-Z	t <sub>OFF</sub>	_	0.01	—	μs	$\label{eq:VD} \begin{split} \overline{\text{CS}} \; \text{High} &\geq 0.8 \; \text{V}_{\text{DD}}, \; \text{G} = +1 \; \text{V/V} \\ \text{V}_{\text{IN}} &= \text{V}_{\text{DD}}/2, \; \text{V}_{\text{OUT}} = 0.1 \; \text{V}_{\text{DD}}/2 \end{split}$
Hysteresis	V <sub>HYST</sub>	_	0.6	_	V	$V_{DD} = 5V$

**Note 1:** The input condition (V<sub>IN</sub>) specified applies to both op amp A and B of the MCP6275. The dynamic specification is tested at the output of op amp B (V<sub>OUTB</sub>).





**FIGURE 1-1:** Timing Diagram for the Chip Select (CS) pin on the MCP6273 and MCP6275.

# 2.0 TYPICAL PERFORMANCE CURVES


**Note:** The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.

**Note:** Unless otherwise indicated,  $T_A = +25^{\circ}C$ ,  $V_{DD} = +2.0V$  to +5.5V,  $V_{SS} = GND$ ,  $V_{CM} = V_{DD}/2$ ,  $V_{OUT} \approx V_{DD}/2$ ,  $R_L = 10 \text{ k}\Omega$  to  $V_{DD}/2$  and  $C_L = 60 \text{ pF}$ .





Input Offset Voltage.



**FIGURE 2-2:** Input Bias Current at  $T_A = +85^{\circ}$ C.




FIGURE 2-3:Input Offset Voltage vs.Common Mode Input Voltage at  $V_{DD} = 2.0V.$ 






FIGURE 2-4:

Input Offset Voltage Drift.



**FIGURE 2-5:** Input Bias Current at  $T_A = +125^{\circ}$ C.



**FIGURE 2-6:** Input Offset Voltage vs. Common Mode Input Voltage at  $V_{DD} = 5.5V$ .

Note: Unless otherwise indicated,  $T_A = +25^{\circ}C$ ,  $V_{DD} = +2.0V$  to +5.5V,  $V_{SS} = GND$ ,  $V_{CM} = V_{DD}/2$ ,  $V_{OUT} \approx V_{DD}/2$ ,  $R_L = 10 \text{ k}\Omega$  to  $V_{DD}/2$  and  $C_L = 60 \text{ pF}$ .





FIGURE 2-7: Output Voltage.




Input Offset Voltage vs.

40 30 20 1 10 100 1k 10k 100k 1M Frequency (Hz)

CMRR, PSRR vs.

FIGURE 2-8: Frequency.

CMRR, PSRR (dB)



**FIGURE 2-9:** Input Bias, Offset Currents vs. Common Mode Input Voltage at  $T_A = +85^{\circ}$ C.






FIGURE 2-10: Input Bias, Input Offset Currents vs. Ambient Temperature.



*FIGURE 2-11:* CMRR, PSRR vs. Ambient Temperature.



**FIGURE 2-12:** Input Bias, Offset Currents vs. Common Mode Input Voltage at  $T_A = +125^{\circ}C$ .

Note: Unless otherwise indicated, T<sub>A</sub> = +25°C, V<sub>DD</sub> = +2.0V to +5.5V, V<sub>SS</sub> = GND, V<sub>CM</sub> = V<sub>DD</sub>/2, V<sub>OUT</sub>  $\approx$  V<sub>DD</sub>/2, R<sub>L</sub> = 10 k $\Omega$  to V<sub>DD</sub>/2 and C<sub>L</sub> = 60 pF.




FIGURE 2-13: Quiescent Current vs. Power Supply Voltage.




FIGURE 2-14: Frequency.

Open-Loop Gain, Phase vs.




FIGURE 2-15: Maximum Output Voltage Swing vs. Frequency.




FIGURE 2-16: Output Voltage Headroom vs. Output Current Magnitude.




FIGURE 2-17: Gain Bandwidth Product, Phase Margin vs. Ambient Temperature.




FIGURE 2-18: Slew Rate vs. Ambient Temperature.

Note: Unless otherwise indicated, T<sub>A</sub> = +25°C, V<sub>DD</sub> = +2.0V to +5.5V, V<sub>SS</sub> = GND, V<sub>CM</sub> = V<sub>DD</sub>/2, V<sub>OUT</sub>  $\approx$  V<sub>DD</sub>/2, R<sub>L</sub> = 10 k $\Omega$  to V<sub>DD</sub>/2 and C<sub>L</sub> = 60 pF.





FIGURE 2-19: vs. Frequency.



**FIGURE 2-20:** Output Short-Circuit Current vs. Power Supply Voltage.




FIGURE 2-21:Quiescent Current vs.Chip Select (CS)Voltage at  $V_{DD} = 2.0V$ (MCP6273 and MCP6275 only).







FIGURE 2-22: Input Noise Voltage Density vs. Common Mode Input Voltage at 1 kHz.








**FIGURE 2-24:**Quiescent Current vs.Chip Select (CS)Voltage at  $V_{DD} = 5.5V$ (MCP6273 and MCP6275 only).

Note: Unless otherwise indicated, T<sub>A</sub> = +25°C, V<sub>DD</sub> = +2.0V to +5.5V, V<sub>SS</sub> = GND, V<sub>CM</sub> = V<sub>DD</sub>/2, V<sub>OUT</sub>  $\approx$  V<sub>DD</sub>/2, R<sub>L</sub> = 10 k $\Omega$  to V<sub>DD</sub>/2 and C<sub>L</sub> = 60 pF.



*FIGURE 2-25:* Large-Signal Non-inverting Pulse Response.





FIGURE 2-26: Pulse Response.

Small-Signal Non-inverting



**FIGURE 2-27:** Chip Select ( $\overline{CS}$ ) to Amplifier Output Response Time at  $V_{DD} = 2.0V$ (MCP6273 and MCP6275 only).




FIGURE 2-28: Large-Signal Inverting Pulse Response.





FIGURE 2-29: Response.

Small-Signal Inverting Pulse



**FIGURE 2-30:** Chip Select ( $\overline{CS}$ ) to Amplifier Output Response Time at V<sub>DD</sub> = 5.5V (MCP6273 and MCP6275 only).

# 3.0 PIN DESCRIPTIONS

Descriptions of the pins are listed in Table 3-1 (single op amps) and Table 3-2 (dual and quad op amps).

TABLE 3-1:	PIN FUNCTION TABLE FOR SINGLE OP AMPS

MCP6271 (PDIP, SOIC, MSOP)	<b>MCP6271</b> (SOT-23-5)	MCP6271R (SOT-23-5)	MCP6273 (PDIP, SOIC, MSOP)	<b>MCP6273</b> (SOT-23-6)	Symbol	Description
6	1	1	6	1	V <sub>OUT</sub>	Analog Output
2	4	4	2	4	V <sub>IN</sub> –	Inverting Input
3	3	3	3	3	V <sub>IN</sub> +	Non-inverting Input
7	5	2	7	6	V <sub>DD</sub>	Positive Power Supply
4	2	5	4	2	V <sub>SS</sub>	Negative Power Supply
_	_	_	8	5	CS	Chip Select
1,5,8	_	_	1,5	-	NC	No Internal Connection

### TABLE 3-2:PIN FUNCTION TABLE FOR DUAL AND QUAD OP AMPS.

MCP6272	MCP6274	MCP6275	Symbol	Description
1	1	_	V <sub>OUTA</sub>	Analog Output (op amp A)
2	2	2	V <sub>INA</sub> –	Inverting Input (op amp A)
3	3	3	V <sub>INA</sub> +	Non-inverting Input (op amp A)
8	4	8	V <sub>DD</sub>	Positive Power Supply
5	5	_	V <sub>INB</sub> +	Non-inverting Input (op amp B)
6	6	6	V <sub>INB</sub> –	Inverting Input (op amp B)
7	7	7	V <sub>OUTB</sub>	Analog Output (op amp B)
_	8	_	V <sub>OUTC</sub>	Analog Output (op amp C)
—	9	_	V <sub>INC</sub> -	Inverting Input (op amp C)
—	10	—	V <sub>INC</sub> +	Non-inverting Input (op amp C)
4	11	4	V <sub>SS</sub>	Negative Power Supply
_	12	_	V <sub>IND</sub> +	Non-inverting Input (op amp D)
—	13	_	V <sub>IND</sub> -	Inverting Input (op amp D)
_	14	_	V <sub>OUTD</sub>	Analog Output (op amp D)
_		1	V <sub>OUTA</sub> / V <sub>INB</sub> +	Analog Output (op amp A)/Non-inverting Input (op amp B)
_	_	5	CS	Chip Select

### 3.1 Analog Outputs

The output pins are low-impedance voltage sources.

### 3.2 Analog Inputs

The non-inverting and inverting inputs are highimpedance CMOS inputs with low bias currents.

### 3.3 MCP6275's V<sub>OUTA</sub>/V<sub>INB</sub>+ Pin

For the MCP6275 only, the output of op amp A is connected directly to the non-inverting input of op amp B; this is the  $V_{OUTA}/V_{INB}$ + pin. This connection makes it possible to provide a  $\overline{CS}$  pin for duals in 8-pin packages.

### 3.4 CS Digital Input

This is a CMOS, Schmitt-triggered input that places the part into a low-power mode of operation.

### 3.5 Power Supply (V<sub>SS</sub> and V<sub>DD</sub>)

The positive power supply ( $V_{DD}$ ) is 2.0V to 5.5V higher than the negative power supply ( $V_{SS}$ ). For normal operation, the other pins are between  $V_{SS}$  and  $V_{DD}$ .

Typically, these parts are used in a single (positive) supply configuration. In this case,  $V_{SS}$  is connected to ground and  $V_{DD}$  is connected to the supply.  $V_{DD}$  will need a local bypass capacitor (typically 0.01  $\mu$ F to 0.1  $\mu$ F) within 2 mm of the  $V_{DD}$  pin. These parts need to use a bulk capacitor (within 100 mm), which can be shared with nearby analog parts.

# 4.0 APPLICATION INFORMATION

The MCP6271/2/3/4/5 family of op amps is manufactured using Microchip's state-of-the-art CMOS process, specifically designed for low-cost, low-power and general purpose applications. The low supply voltage, low quiescent current and wide bandwidth makes the MCP6271/2/3/4/5 ideal for battery-powered applications.

### 4.1 Rail-to-Rail Inputs

The MCP6271/2/3/4/5 op amps are designed to prevent phase reversal when the input pins exceed the supply voltages. Figure 4-1 shows the input voltage exceeding the supply voltage without any phase reversal.





FIGURE 4-1: The MCP6271/2/3/4/5 Show No Phase Reversal.

The input stage of the MCP6271/2/3/4/5 op amps use two differential CMOS input stages in parallel. One operates at low common mode input voltage (V<sub>CM</sub>) and the other at high V<sub>CM</sub>. With this topology, the device operates with V<sub>CM</sub> up to 0.3V above V<sub>DD</sub> and 0.3V below V<sub>SS</sub>. The Input Offset Voltage (V<sub>OS</sub>) is measured at V<sub>CM</sub> = V<sub>SS</sub> - 0.3V and V<sub>DD</sub> + 0.3V to ensure proper operation.

Input voltages that exceed the absolute maximum voltage ( $V_{SS} - 0.3V$  to  $V_{DD} + 0.3V$ ) can cause excessive current to flow into or out of the input pins. Current beyond  $\pm 2$  mA can cause reliability problems. Applications that exceed this rating must be externally limited with a resistor, as shown in Figure 4-2.



**FIGURE 4-2:** Input Current Limiting Resistor (R<sub>IN</sub>).


### 4.2 Rail-to-Rail Output

The output voltage range of the MCP6271/2/3/4/5 op amps is V<sub>DD</sub> – 15 mV (min.) and V<sub>SS</sub> + 15 mV (max.) when R<sub>L</sub> = 10 k $\Omega$  is connected to V<sub>DD</sub>/2 and V<sub>DD</sub> = 5.5V. Refer to Figure 2-16 for more information.

### 4.3 Capacitive Loads


Driving large capacitive loads can cause stability problems for voltage-feedback op amps. As the load capacitance increases, the feedback loop's phase margin decreases and the closed-loop bandwidth is reduced. This produces gain peaking in the frequency response, with overshoot and ringing in the step response. A unity-gain buffer (G = +1) is the most sensitive to capacitive loads, though all gains show the same general behavior.

When driving large capacitive loads with these op amps (e.g., > 100 pF when G = +1), a small series resistor at the output (R<sub>ISO</sub> in Figure 4-3) improves the feedback loop's phase margin (stability) by making the output load resistive at higher frequencies. The bandwidth will be generally lower than the bandwidth with no capacitive load.



**FIGURE 4-3:** Output Resistor, R<sub>ISO</sub> stabilizes large capacitive loads.

Figure 4-4 gives recommended  $R_{ISO}$  values for different capacitive loads and gains. The x-axis is the normalized load capacitance ( $C_L/G_N$ ), where  $G_N$  is the circuit's noise gain. For non-inverting gains,  $G_N$  and the Signal Gain are equal. For inverting gains,  $G_N$  is 1+|Signal Gain| (e.g., -1 V/V gives  $G_N = +2$  V/V).



**FIGURE 4-4:** Recommended R<sub>ISO</sub> Values for Capacitive Loads.


After selecting  $R_{ISO}$  for your circuit, double-check the resulting frequency response peaking and step response overshoot. Modify  $R_{ISO}$ 's value until the response is reasonable. Bench evaluation and simulations with the MCP6271/2/3/4/5 SPICE macro model are helpful.


# 4.4 MCP6273/5 Chip Select (CS)

The MCP6273 and MCP6275 are single and dual op amps with Chip Select (CS), respectively. When CS is pulled high, the supply current drops to 0.7  $\mu$ A (typ.) and flows through the CS pin to V<sub>SS</sub>. When this happens, the amplifier output is put into a high-impedance state. By pulling CS low, the amplifier is enabled. If the CS pin is left floating, the amplifier may not operate properly. Figure 1-1 shows the output voltage and supply current response to a CS pulse.

### 4.5 Cascaded Dual Op Amps (MCP6275)

The MCP6275 is a dual op amp with Chip Select ( $\overline{CS}$ ). The Chip Select input is available on what would be the non-inverting input of a standard dual op amp (pin 5). This pin is available because the output of op amp A connects to the non-inverting input of op amp B, as shown in Figure 4-5. The Chip Select input, which can be connected to a microcontroller I/O line, puts the device in Low-power mode. Refer to **Section 4.4** "**MCP6273/5 Chip Select (CS)**".





The output of op amp A is loaded by the input impedance of op amp B, which is typically  $10^{13}\Omega$  ||6 pF, as specified in the DC specification table (Refer to **Section 4.3 "Capacitive Loads"** for further details regarding capacitive loads).

The common mode input range of these op amps is specified in the data sheet as  $V_{SS} - 300 \text{ mV}$  and  $V_{DD} + 300 \text{ mV}$ . However, since the output of op amp A is limited to  $V_{OL}$  and  $V_{OH}$  (20 mV from the rails with a 10 k $\Omega$  load), the non-inverting input range of op amp B is limited to the common mode input range of  $V_{SS} + 20 \text{ mV}$  and  $V_{DD} - 20 \text{ mV}$ .


# 4.6 Supply Bypass

With this family of operational amplifiers, the power supply pin (V<sub>DD</sub> for single supply) should have a local bypass capacitor (i.e., 0.01  $\mu$ F to 0.1  $\mu$ F) within 2 mm for good, high-frequency performance. It also needs a bulk capacitor (i.e., 1  $\mu$ F or larger) within 100 mm to provide large, slow currents. This bulk capacitor can be shared with other analog parts.

### 4.7 PCB Surface Leakage

In applications where low input bias current is critical, Printed Circuit Board (PCB) surface-leakage effects need to be considered. Surface leakage is caused by humidity, dust or other contamination on the board. Under low humidity conditions, a typical resistance between nearby traces is  $10^{12}\Omega$ . A 5V difference would cause 5 pA of current to flow. This is greater than the MCP6271/2/3/4/5 family's bias current at 25°C (1 pA, typ.).

The easiest way to reduce surface leakage is to use a guard ring around sensitive pins (or traces). The guard ring is biased at the same voltage as the sensitive pin. An example of this type of layout is illustrated in Figure 4-6.



**FIGURE 4-6:** Example Guard Ring Layout for Inverting Gain.

- 1. For Inverting Gain and Transimpedance Amplifiers (convert current to voltage, such as photo detectors):
  - a. Connect the guard ring to the non-inverting input pin (V<sub>IN</sub>+). This biases the guard ring to the same reference voltage as the op amp (e.g.,  $V_{DD}/2$  or ground).
  - b. Connect the inverting pin (V<sub>IN</sub>-) to the input with a wire that does not touch the PCB surface.
- 2. Non-inverting Gain and Unity-Gain Buffer:
  - a. Connect the non-inverting pin (V<sub>IN</sub>+) to the input with a wire that does not touch the PCB surface.
  - b. Connect the guard ring to the inverting input pin (V<sub>IN</sub>–). This biases the guard ring to the common mode input voltage.

### 4.8 Application Circuits

### 4.8.1 ACTIVE FULL-WAVE RECTIFIER

The MCP6271/2/3/4/5 family of amplifiers can be used in applications such as an Active Full-Wave Rectifier or an Absolute Value circuit, as shown in Figure 4-7. The amplifier and feedback loops in this active voltage rectifier circuit eliminate the diode drop problem that exists in a passive voltage rectifier. This circuit behaves as a follower (the output follows the input) as long as the input signal is more positive than the reference voltage. If the input signal is more negative than the reference voltage, however, the circuit behaves as an inverting amplifier. Therefore, the output voltage will always be above the reference voltage, regardless of the input signal.




FIGURE 4-7: Active Full-wave Rectifier.

The design equations give a gain of  $\pm 1$  from  $V_{IN}$  to  $V_{OUT}$  and produce rail-to-rail outputs.

### 4.8.2 LOSSY NON-INVERTING INTEGRATOR

The non-inverting integrator shown in Figure 4-8 is easy to build. It saves one op amp over the typical Miller integrator plus inverting amplifier configuration. The phase accuracy of this integrator depends on the matching of the input and feedback resistors, and the capacitor's time constants.  $R_F$  is used to provide feedback at frequencies << 1/( $2 \pi R_1 C_1$ ) and makes this a lossy integrator (it has infinite gain at DC).




FIGURE 4-8:

Non-Inverting Integrator.

### 4.8.3 CASCADED OP AMP APPLICATIONS

The MCP6275 provides the flexibility of Low-power mode for dual op amps in an 8-pin package. The MCP6275 eliminates the added cost and space in a battery-powered application by using two single op amps with Chip Select (CS) lines or a 10-pin device with one  $\overline{CS}$  line for both op amps. Since the two op amps are internally cascaded, this device cannot be used in circuits that require active or passive elements between the two op amps. However, there are several applications where this op amp configuration with a  $\overline{CS}$  line becomes suitable. The circuits below show possible applications for this device.

### 4.8.3.1 Load Isolation

With the cascaded op amp configuration, op amp B can be used to isolate the load from op amp A. In applications where op amp A is driving capacitive or low resistive loads in the feedback loop (such as an integrator or filter circuit) the op amp may not have sufficient source current to drive the load. In this case, op amp B can be used as a buffer.




FIGURE 4-9: Isolating the Load with a Buffer.

### 4.8.3.2 Cascaded Gain

Figure 4-10 shows a cascaded gain circuit configuration with Chip Select. Op amps A and B are configured in a non-inverting amplifier configuration. In this configuration, it is important to note that the input offset voltage of op amp A is amplified by the gain of op amp A and B, as shown below:

$$V_{OUT} = V_{IN}G_AG_B + V_{OSA}G_AG_B + V_{OSB}G_B$$

Where:

 $\begin{array}{ll} G_A &= op \; amp \; A \; gain \\ G_B &= op \; amp \; B \; gain \\ V_{OSA} &= op \; amp \; A \; input \; offset \; voltage \\ V_{OSB} &= op \; amp \; B \; input \; offset \; voltage \end{array}$ 

Therefore, it is recommended that you set most of the gain with op amp A and use op amp B with relatively small gain (e.g., a unity-gain buffer).




FIGURE 4-10: Cascaded Gain Circuit Configuration.

### 4.8.3.3 Difference Amplifier

Figure 4-11 shows op amp A configured as a difference amplifier with Chip Select. In this configuration, it is recommended that well-matched resistors (e.g., 0.1%) be used to increase the Common Mode Rejection Ratio (CMRR). Op amp B can be used to provide additional gain and isolate the load from the difference amplifier.




FIGURE 4-11: Difference Amplifier Circuit.

### 4.8.3.4 Inverting Integrator with Active Compensation and Chip Select

Figure 4-12 uses an active compensator (op amp B) to compensate for the non-ideal op amp characteristics introduced at higher frequencies. This circuit uses op amp B as a unity-gain buffer to isolate the integration capacitor  $C_1$  from op amp A and drives the capacitor with a low-impedance source. Since both op amps are matched very well, they provide a high-quality integrator.





FIGURE 4-12: Integrator Circuit with Active Compensation.

# 4.8.3.5 Second-Order MFB with an extra pole-zero pair

Figure 4-13 is <u>a second-order</u> multiple feedback lowpass filter with Chip Select. Use the FilterLab<sup>®</sup> software from Microchip to determine the R and C values for op amp A's second-order filter. Op amp B can be used to add a pole-zero pair using C<sub>3</sub>, R<sub>6</sub> and R<sub>7</sub>.



**FIGURE 4-13:** Second-Order Multiple Feedback Low-Pass Filter with an Extra Pole-Zero Pair.

### 4.8.3.6 Second-Order Sallen-Key with an Extra Pole-Zero Pair

Figure 4-14 is a second-order Sallen-Key low-pass filter with Chip Select. Use the Filterlab<sup>®</sup> software from Microchip to determine the R and C values for op amp A's second-order filter. Op amp B can be used to add a pole-zero pair using  $C_3$ ,  $R_5$  and  $R_6$ .




FIGURE 4-14: Second-Order Sallen-Key Low-Pass Filter with an Extra Pole-Zero Pair and Chip Select.

### 4.8.3.7 Capacitorless Second-Order Low-Pass filter with Chip Select

The low-pass filter shown in Figure 4-15 does not require external capacitors and uses only three external resistors; the op amp's GBWP sets the corner frequency.  $R_1$  and  $R_2$  are used to set the circuit gain.  $R_3$  is used to set the Q. To avoid gain-peaking in the frequency response, Q needs to be low (lower values need to be selected for  $R_3$ ). Note that the amplifier bandwidth varies greatly over temperature and process. This configuration, however, provides a low-cost solution for applications with high bandwidth requirements.




FIGURE 4-15: Capacitorless Second-Order Low-Pass Filter with Chip Select.

# 5.0 DESIGN TOOLS

Microchip provides the basic design tools needed for the MCP6271/2/3/4/5 family of op amps.

### 5.1 SPICE Macro Model

The latest SPICE macro model for the MCP6271/2/3/4/5 op amps is available on our web site at www.microchip.com. This model is intended to be an initial design tool that works well in the op amp's linear region of operation at room temperature. See the macro model file for information on its capabilities.

Bench testing is a very important part of any design and cannot be replaced with simulations. Also, simulation results using this macro model need to be validated by comparing them to the data sheet specifications and characteristic curves.


# 5.2 FilterLab<sup>®</sup> Software

Microchip's FilterLab software is an innovative tool that simplifies analog active filter (using op amps) design. It is available free of charge from our web site at www.microchip.com. The FilterLab software tool provides full schematic diagrams of the filter circuit with component values. It also outputs the filter circuit in SPICE format, which can be used with the macro model to simulate actual filter performance.

#### 6.0 PACKAGING INFORMATION

#### 6.1 **Package Marking Information**

5-Lead SOT-23 (MCP6271 and MCP6271R)



XXNN

8-Lead MSOP

XXXXXX

YWWNNN

8-Lead PDIP (300 mil)

<u> רי רי רי</u>

XXXXXXXX

XXXXXNNN

XXXXXXXX

XXXXYYWW

 $\bigcirc$ 

**NNN** 

**WYYW** 

յլյլյ


8-Lead SOIC (150 mil)

6-Lead SOT-23 (MCP6273)


Device	Code
MCP6271	CGNN
MCP6271R	ETNN
L	

Note: Applies to 5-Lead SOT-23

Example:



Example:








Legend: XX...X Customer specific information\* Year code (last 2 digits of calendar year) YΥ Week code (week of January 1 is week '01') WW NNN Alphanumeric traceability code In the event the full Microchip part number cannot be marked on one line, it will Note: be carried over to the next line thus limiting the number of available characters for customer specific information.


Standard marking consists of Microchip part number, year code, week code, traceability code (facility code, mask rev#, and assembly code). For marking beyond this, certain price adders apply. Please check with your Microchip Sales Office.

### **Package Marking Information (Continued)**













© 2004 Microchip Technology Inc.

# 5-Lead Plastic Small Outline Transistor (OT) (SOT-23)









	Units	INCHES*			MILLIMETERS		
Dimension Lim	its	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		5			5	
Pitch	р		.038			0.95	
Outside lead pitch (basic)	p1		.075			1.90	
Overall Height	A	.035	.046	.057	0.90	1.18	1.45
Molded Package Thickness	A2	.035	.043	.051	0.90	1.10	1.30
Standoff	A1	.000	.003	.006	0.00	0.08	0.15
Overall Width	E	.102	.110	.118	2.60	2.80	3.00
Molded Package Width	E1	.059	.064	.069	1.50	1.63	1.75
Overall Length	D	.110	.116	.122	2.80	2.95	3.10
Foot Length	L	.014	.018	.022	0.35	0.45	0.55
Foot Angle	φ	0	5	10	0	5	10
Lead Thickness	с	.004	.006	.008	0.09	0.15	0.20
Lead Width	В	.014	.017	.020	0.35	0.43	0.50
Mold Draft Angle Top	α	0	5	10	0	5	10
Mold Draft Angle Bottom	β	0	5	10	0	5	10


\*Controlling Parameter


Notes:


Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .005" (0.127mm) per side.


EIAJ Equivalent: SC-74A Drawing No. C04-091

# 6-Lead Plastic Small Outline Transistor (CH) (SOT-23)










	Units		INCHES*		MILLIMETERS			
Dimensio	n Limits	MIN	NOM	MAX	MIN	NOM	MAX	
Number of Pins	n		6			6		
Pitch	р		.038			0.95		
Outside lead pitch (basic)	p1		.075			1.90		
Overall Height	Α	.035	.046	.057	0.90	1.18	1.45	
Molded Package Thickness	A2	.035	.043	.051	0.90	1.10	1.30	
Standoff	A1	.000	.003	.006	0.00	0.08	0.15	
Overall Width	E	.102	.110	.118	2.60	2.80	3.00	
Molded Package Width	E1	.059	.064	.069	1.50	1.63	1.75	
Overall Length	D	.110	.116	.122	2.80	2.95	3.10	
Foot Length	L	.014	.018	.022	0.35	0.45	0.55	
Foot Angle	¢	0	5	10	0	5	10	
Lead Thickness	С	.004	.006	.008	0.09	0.15	0.20	
Lead Width	В	.014	.017	.020	0.35	0.43	0.50	
Mold Draft Angle Top	α	0	5	10	0	5	10	
Mold Draft Angle Bottom	β	0	5	10	0	5	10	
*Controlling Parameter								


Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .005" (0.127mm) per side.

JEITA (formerly EIAJ) equivalent: SC-74A Drawing No. C04-120

# 8-Lead Plastic Micro Small Outline Package (MS) (MSOP)





	Units	INCHES			MILLIMETERS*		
Dimension Lir	nits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		8			8	
Pitch	р		.026 BSC		0.65 BSC		
Overall Height	Α	-	-	.043	-	-	1.10
Molded Package Thickness	A2	.030	.033	.037	0.75	0.85	0.95
Standoff	A1	.000	-	.006	0.00	-	0.15
Overall Width	E	.193 TYP. 4.90 BSC			4.90 BSC		
Molded Package Width	E1	.118 BSC 3.00 BS			3.00 BSC		
Overall Length	D		.118 BSC		3.00 BSC		
Foot Length	L	.016	.024	.031	0.40	0.60	0.80
Footprint (Reference)	F		.037 REF		0.95 REF		
Foot Angle	¢	0°	-	8°	0°	-	8°
Lead Thickness	С	.003	.006	.009	0.08	-	0.23
Lead Width	В	.009	.012	.016	0.22	-	0.40
Mold Draft Angle Top	α	5 <sup>5</sup> °	-	15°	5°	-	15°
Mold Draft Angle Bottom	β	5 <sup>5</sup> °	-	15°	5°	-	15°

\*Controlling Parameter


Notes:


Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side.


JEDEC Equivalent: MO-187

Drawing No. C04-111

# 8-Lead Plastic Dual In-line (P) – 300 mil (PDIP)







	Units	s INCHES*			MILLIMETERS		
Dimensi	on Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		8			8	
Pitch	р		.100			2.54	
Top to Seating Plane	А	.140	.155	.170	3.56	3.94	4.32
Molded Package Thickness	A2	.115	.130	.145	2.92	3.30	3.68
Base to Seating Plane	A1	.015			0.38		
Shoulder to Shoulder Width	Е	.300	.313	.325	7.62	7.94	8.26
Molded Package Width	E1	.240	.250	.260	6.10	6.35	6.60
Overall Length	D	.360	.373	.385	9.14	9.46	9.78
Tip to Seating Plane	L	.125	.130	.135	3.18	3.30	3.43
Lead Thickness	С	.008	.012	.015	0.20	0.29	0.38
Upper Lead Width	B1	.045	.058	.070	1.14	1.46	1.78
Lower Lead Width	В	.014	.018	.022	0.36	0.46	0.56
Overall Row Spacing	§ eB	.310	.370	.430	7.87	9.40	10.92
Mold Draft Angle Top	α	5	10	15	5	10	15
Mold Draft Angle Bottom	β	5	10	15	5	10	15


\* Controlling Parameter § Significant Characteristic


Notes:


Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side.


JEDEC Equivalent: MS-001 Drawing No. C04-018

# 8-Lead Plastic Small Outline (SN) - Narrow, 150 mil (SOIC)









	Units	INCHES*			MILLIMETERS		
Dimensio	n Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		8			8	
Pitch	р		.050			1.27	
Overall Height	А	.053	.061	.069	1.35	1.55	1.75
Molded Package Thickness	A2	.052	.056	.061	1.32	1.42	1.55
Standoff §	A1	.004	.007	.010	0.10	0.18	0.25
Overall Width	Е	.228	.237	.244	5.79	6.02	6.20
Molded Package Width	E1	.146	.154	.157	3.71	3.91	3.99
Overall Length	D	.189	.193	.197	4.80	4.90	5.00
Chamfer Distance	h	.010	.015	.020	0.25	0.38	0.51
Foot Length	L	.019	.025	.030	0.48	0.62	0.76
Foot Angle	φ	0	4	8	0	4	8
Lead Thickness	С	.008	.009	.010	0.20	0.23	0.25
Lead Width	В	.013	.017	.020	0.33	0.42	0.51
Mold Draft Angle Top	α	0	12	15	0	12	15
Mold Draft Angle Bottom	β	0	12	15	0	12	15

\* Controlling Parameter


§ Significant Characteristic

Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed

.010" (0.254mm) per side. JEDEC Equivalent: MS-012 Drawing No. C04-057

# 14-Lead Plastic Dual In-line (P) – 300 mil (PDIP)




	Units		INCHES*		MILLIMETERS		
Dimensio	on Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		14			14	
Pitch	р		.100			2.54	
Top to Seating Plane	Α	.140	.155	.170	3.56	3.94	4.32
Molded Package Thickness	A2	.115	.130	.145	2.92	3.30	3.68
Base to Seating Plane	A1	.015			0.38		
Shoulder to Shoulder Width	Е	.300	.313	.325	7.62	7.94	8.26
Molded Package Width	E1	.240	.250	.260	6.10	6.35	6.60
Overall Length	D	.740	.750	.760	18.80	19.05	19.30
Tip to Seating Plane	L	.125	.130	.135	3.18	3.30	3.43
Lead Thickness	С	.008	.012	.015	0.20	0.29	0.38
Upper Lead Width	B1	.045	.058	.070	1.14	1.46	1.78
Lower Lead Width	В	.014	.018	.022	0.36	0.46	0.56
Overall Row Spacing	èB	.310	.370	.430	7.87	9.40	10.92
Mold Draft Angle Top	α	5	10	15	5	10	15
Mold Draft Angle Bottom	β	5	10	15	5	10	15

\* Controlling Parameter § Significant Characteristic

Notes: Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side. JEDEC Equivalent: MS-001 Drawing No. C04-005

14-Lead Plastic Small Outline (SL) - Narrow, 150 mil (SOIC)



sion Limits	MIN	NOM				
n			MAX	MIN	NOM	MAX
		14			14	
р		.050			1.27	
А	.053	.061	.069	1.35	1.55	1.75
A2	.052	.056	.061	1.32	1.42	1.55
A1	.004	.007	.010	0.10	0.18	0.25
E	.228	.236	.244	5.79	5.99	6.20
E1	.150	.154	.157	3.81	3.90	3.99
D	.337	.342	.347	8.56	8.69	8.81
h	.010	.015	.020	0.25	0.38	0.51
L	.016	.033	.050	0.41	0.84	1.27
φ	0	4	8	0	4	8
С	.008	.009	.010	0.20	0.23	0.25
В	.014	.017	.020	0.36	0.42	0.51
α	0	12	15	0	12	15
β	0	12	15	0	12	15
	P   A   A2   A1   E   E1   D   h   L   φ   c   B   α	p   A .053   A2 .052   A1 .004   E .228   E1 .150   D .337   h .010   L .016   φ 0   c .008   B .014   α 0	P .050   A .053 .061   A2 .052 .056   A1 .004 .007   E .228 .236   E1 .150 .154   D .337 .342   h .010 .015   L .016 .033   φ 0 4   c .008 .009   B .014 .017   α 0 .12	P .050   A .053 .061 .069   A2 .052 .056 .061   A1 .004 .007 .010   E .228 .236 .244   E1 .150 .154 .157   D .337 .342 .347   h .010 .015 .020   L .016 .033 .050   Φ 0 4 8   c .008 .009 .010   B .014 .017 .020   α 0 12 15	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $


\* Controlling Parameter § Significant Characteristic

Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side. JEDEC Equivalent: MS-012

Drawing No. C04-065

14-Lead Plastic Thin Shrink Small Outline (ST) – 4.4 mm (TSSOP)



	Units	INCHES		MILLIMETERS*			
Dimensio	n Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		14			14	
Pitch	р		.026			0.65	
Overall Height	А			.043			1.10
Molded Package Thickness	A2	.033	.035	.037	0.85	0.90	0.95
Standoff §	A1	.002	.004	.006	0.05	0.10	0.15
Overall Width	E	.246	.251	.256	6.25	6.38	6.50
Molded Package Width	E1	.169	.173	.177	4.30	4.40	4.50
Molded Package Length	D	.193	.197	.201	4.90	5.00	5.10
Foot Length	L	.020	.024	.028	0.50	0.60	0.70
Foot Angle	φ	0	4	8	0	4	8
Lead Thickness	С	.004	.006	.008	0.09	0.15	0.20
Lead Width	B1	.007	.010	.012	0.19	0.25	0.30
Mold Draft Angle Top	α	0	5	10	0	5	10
Mold Draft Angle Bottom	β	0	5	10	0	5	10

\* Controlling Parameter § Significant Characteristic

Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .005" (0.127mm) per side. JEDEC Equivalent: MO-153

Drawing No. C04-087

# MCP6271/2/3/4/5

NOTES:

# APPENDIX A: REVISION HISTORY

### **Revision A (June 2003)**

Original data sheet release.

### **Revision B (October 2003)**

### Revision C (June 2004)

### **Revision D (December 2004)**

The following is the list of modifications:

- 1. Added SOT-23-5 packages for the MCP6271 and MCP6271R single op amps.
- 2. Added SOT-23-6 packages for the MCP6273 single op amp.
- 3. Added Section 3.0 "Pin Descriptions".
- 4. Corrected application circuits (Section 4.8 "Application Circuits").
- 5. Added SOT-23-5 and SOT-23-6 packages and corrected package marking information (Section 6.0 "Packaging Information").
- 6. Added Appendix A: Revision History.

# MCP6271/2/3/4/5

NOTES:

### **PRODUCT IDENTIFICATION SYSTEM**

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	<u> </u>	<u>/xx</u>	Exa	amples:	
Device	Temperature	Package	a)	MCP6271-E/SN:	Extended Temperature, 8LD SOIC package.
	Range	-	b)	MCP6271-E/MS:	Extended Temperature, 8LD MSOP package.
			c)	MCP6271-E/P:	Extended Temperature, 8LD PDIP package.
Device:	MCP6271: MCP6271T:	Single Op Amp Single Op Amp (Tape and Reel) (SOIC, MSOP, SOT-23-5)	d)	MCP6271T-E/OT:	Tape and Reel, Extended Temperature, 5LD SOT-23 package.
	MCP6271RT:	Single Op Amp (Tape and Reel) (SOT-23-5)	a)	MCP6272-E/SN:	Extended Temperature, 8LD SOIC package.
	MCP6272: MCP6272T:	Dual Op Amp Dual Op Amp	b)	MCP6272-E/MS:	Extended Temperature, 8LD MSOP package.
	MCP6273:	(Tape and Reel) (SO <u>IC, MSOP)</u> Single Op Amp with <u>Chip Select</u>	c)	MCP6272-E/P:	Extended Temperature, 8LD PDIP package.
	MCP6273T: MCP6274:	Single Op Amp with Chip Select (Tape and Reel) (SOIC, MSOP, SOT-23-6) Quad Op Amp	d)	MCP6272T-E/SN:	Tape and Reel, Extended Temperature, 8LD SOIC package.
	MCP6274T:	Quad Op Amp (Tape and Reel) (S <u>OIC, TSSO</u> P)	a)	MCP6273-E/SN:	Extended Temperature, 8LD SOIC package.
	MCP6275: MCP6275T:	Dual Op Amp with <u>Chip Select</u> Dual Op Amp with Chip Select	b)	MCP6273-E/MS:	Extended Temperature, 8LD MSOP package.
		(Tape and Reel) (SOIC, MSOP)	c)	MCP6273-E/P:	Extended Temperature, 8LD PDIP package.
Temperature Range:	E = -40°C t	o +125°C	d)	MCP6273T-E/CH:	Extended Temperature, 6LD SOT-23 package.
Package:		Small Outline Transistor (SOT-23), 5-lead	a)	MCP6274-E/P:	Extended Temperature, 14LD PDIP package.
	CH = Plastic (MCP6		b)	MCP6274T-E/SL:	Tape and Reel, Extended Temperature, 14LD SOIC package.
		DIP (300 mil Body), 8-lead, 14-lead	c)	MCP6274-E/SL:	Extended Temperature, 14LD SOIC package.
	SL = Plastic	SOIC, (150 mil Body), 8-lead SOIC (150 mil Body), 14-lead TSSOP (4.4mm Body), 14-lead	d)	MCP6274-E/ST:	Extended Temperature, 14LD TSSOP package.
			a)	MCP6275-E/SN:	Extended Temperature, 8LD SOIC package.
			b)	MCP6275-E/MS:	Extended Temperature, 8LD MSOP package.
			c)	MCP6275-E/P:	Extended Temperature, 8LD PDIP package.
			d)	MCP6275T-E/SN:	Tape and Reel, Extended Temperature, 8LD SOIC package.

### Sales and Support

#### **Data Sheets**

Products supported by a preliminary Data Sheet may have an errata sheet describing minor operational differences and recommended workarounds. To determine if an errata sheet exists for a particular device, please contact one of the following:

1. Your local Microchip sales office

2. The Microchip Worldwide Site (www.microchip.com)

Please specify which device, revision of silicon and Data Sheet (include Literature #) you are using.

#### **Customer Notification System**

Register on our web site (www.microchip.com) to receive the most current information on our products.

# MCP6271/2/3/4/5

NOTES:

#### Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WAR-RANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

#### Trademarks

The Microchip name and logo, the Microchip logo, Accuron, dsPIC, KEELOQ, microID, MPLAB, PIC, PICmicro, PICSTART, PRO MATE, PowerSmart, rfPIC, and SmartShunt are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.


AmpLab, FilterLab, Migratable Memory, MXDEV, MXLAB, PICMASTER, SEEVAL, SmartSensor and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, dsPICDEM, dsPICDEM.net, dsPICworks, ECAN, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, MPASM, MPLIB, MPLINK, MPSIM, PICkit, PICDEM, PICDEM.net, PICLAB, PICtail, PowerCal, PowerInfo, PowerMate, PowerTool, rfLAB, rfPICDEM, Select Mode, Smart Serial, SmartTel and Total Endurance are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2004, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.



# QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949:2002

Microchip received ISO/TS-16949:2002 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona and Mountain View, California in October 2003. The Company's quality system processes and procedures are for its PICmicro® 8-bit MCUs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



# WORLDWIDE SALES AND SERVICE

### AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://support.microchip.com Web Address: www.microchip.com

Atlanta Alpharetta, GA Tel: 770-640-0034 Fax: 770-640-0307

Boston Westford, MA Tel: 978-692-3848 Fax: 978-692-3821

**Chicago** Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

**Dallas** Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Kokomo Kokomo, IN Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

**San Jose** Mountain View, CA Tel: 650-215-1444 Fax: 650-961-0286

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

### ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

**China - Beijing** Tel: 86-10-8528-2100 Fax: 86-10-8528-2104

**China - Chengdu** Tel: 86-28-8676-6200 Fax: 86-28-8676-6599

**China - Fuzhou** Tel: 86-591-8750-3506 Fax: 86-591-8750-3521

**China - Hong Kong SAR** Tel: 852-2401-1200 Fax: 852-2401-3431

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066 China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

**China - Shenzhen** Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

**China - Shunde** Tel: 86-757-2839-5507 Fax: 86-757-2839-5571

**China - Qingdao** Tel: 86-532-502-7355 Fax: 86-532-502-7205 ASIA/PACIFIC

India - Bangalore Tel: 91-80-2229-0061 Fax: 91-80-2229-0062

India - New Delhi Tel: 91-11-5160-8631 Fax: 91-11-5160-8632

**Japan - Kanagawa** Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

**Singapore** Tel: 65-6334-8870 Fax: 65-6334-8850

**Taiwan - Kaohsiung** Tel: 886-7-536-4818

Fax: 886-7-536-4803 Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

**Taiwan - Hsinchu** Tel: 886-3-572-9526 Fax: 886-3-572-6459

### EUROPE

Austria - Weis Tel: 43-7242-2244-399 Fax: 43-7242-2244-393

**Denmark - Ballerup** Tel: 45-4450-2828 Fax: 45-4485-2829

France - Massy Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

**Germany - Ismaning** Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

**Italy - Milan** Tel: 39-0331-742611 Fax: 39-0331-466781

**Netherlands - Drunen** Tel: 31-416-690399 Fax: 31-416-690340

England - Berkshire Tel: 44-118-921-5869 Fax: 44-118-921-5820

10/20/04

# **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Microchip:

MCP6273-E/SN MCP6271-E/P MCP6272-E/P MCP6274-E/SL MCP6272-E/MS MCP6272-E/SN MCP6271-E/MS MCP6271-E/SN MCP6273-E/P MCP6273-E/MS MCP6271T-E/MS MCP6274T-E/ST MCP6272T-E/MS MCP6274T-E/ST MCP6274T-E/ST MCP6274T-E/ST MCP6274-E/P