# **PWM Current-Mode Controller for High-Power Universal Off-Line Supplies**

Housed in a SOIC-8 or PDIP-7 package, the NCP1216 represents an enhanced version of NCP1200 based controllers. Due to its high drive capability, NCP1216 drives large gate-charge MOSFETs, which together with internal ramp compensation and built-in frequency jittering, ease the design of modern AC-DC adapters.

With an internal structure operating at different fixed frequencies, the controller supplies itself from the high–voltage rail, avoiding the need of an auxiliary winding. This feature naturally eases the designer task in some particular applications, e.g. battery chargers or TV sets. Current–mode control also provides an excellent input audio susceptibility and inherent pulse–by–pulse control. Internal ramp compensation easily prevents sub–harmonic oscillations from taking place in continuous conduction mode designs.

When the current setpoint falls below a given value, e.g. the output power demand diminishes, the IC automatically enters the so-called skip cycle mode and provides excellent efficiency at light loads. Because this occurs at a user adjustable low peak current, no acoustic noise takes place.


The NCP1216 features an efficient protective circuitry, which in presence of an over current condition disables the output pulses while the device enters a safe burst mode, trying to restart. Once the default has gone, the device auto–recovers.

#### Features

- No Auxiliary Winding Operation
- Current-Mode Control with Adjustable Skip-Cycle Capability
- Internal Ramp Compensation
- Limited Duty Cycle to 50% (NCP1216A Only)
- Internal 1.0 ms Soft-Start (NCP1216A Only)
- Built-In Frequency Jittering for Better EMI Signature
- Auto-Recovery Internal Output Short-Circuit Protection
- Extremely Low No-Load Standby Power
- 500 mA Peak Current Capability
- Fixed Frequency Versions at 65 kHz, 100 kHz, 133 kHz
- Internal Temperature Shutdown
- Direct Optocoupler Connection
- SPICE Models Available for TRANsient and AC Analysis
- Pin-to-Pin Compatible with NCP1200 Series
- These are Pb-Free and Halide-Free Devices

#### **Typical Applications**


- High Power AC–DC Converters for TVs, Set–Top Boxes, etc.
- Offline Adapters for Notebooks
- Telecom DC–DC Converters
- All Power Supplies



#### **DEVICE MARKING INFORMATION**

See detailed device marking information in the ordering information section on page 16 of this data sheet.





#### **ORDERING INFORMATION**

See detailed ordering and shipping information in the ordering information section on page 16 of this data sheet.





Figure 1. Typical Application Example

### **PIN FUNCTION DESCRIPTION**

Pin No.	Pin Name	Function	Pin Description
1	Adj	Adjust the Skipping Peak Current	This pin lets you adjust the level at which the cycle skipping process takes place. Shorting this pin to ground, permanently disables the skip cycle feature.
2	FB	Sets the Peak Current Setpoint	By connecting an Optocoupler to this pin, the peak current setpoint is adjusted accordingly to the output power demand.
3	CS	Current Sense Input	This pin senses the primary current and routes it to the internal com- parator via an L.E.B. By inserting a resistor in series with the pin, you control the amount of ramp compensation you need.
4	GND	IC Ground	-
5	Drv	Driving Pulses	The driver's output to an external MOSFET.
6	V <sub>CC</sub>	Supplies the IC	This pin is connected to an external bulk capacitor of typically 22 $\mu\text{F}.$
7	NC	-	This un-connected pin ensures adequate creepage distance.
8	HV	Generates the $V_{CC}$ from the Line	Connected to the high–voltage rail, this pin injects a constant current into the $V_{CC}$ bulk capacitor.



\* Available for "A" version only.

Figure 2. Internal Circuit Architecture

#### MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Power Supply Voltage, V <sub>CC</sub> Pin	V <sub>CC</sub>	16	V
Maximum Voltage on Low Power Pins (except Pin 8 and Pin 6)		-0.3 to 10	V
Maximum Voltage on Pin 8 (HV), Pin 6 (V_{CC}) Decoupled to Ground with 10 $\mu\text{F}$		500	V
Maximum Voltage on Pin 8 (HV), Pin 6 (V <sub>CC</sub> ) Grounded		450	V
Minimum Operating Voltage on Pin 8 (HV)		28	V
Maximum Current into all Pins except $V_{CC}$ (Pin 6) and HV (Pin 8) when 10 V ESD Diodes are Activated		5.0	mA
Thermal Resistance Junction-to-Air, PDIP-7 Version Thermal Resistance Junction-to-Air, SOIC-8 Version	$R_{ heta J-A}$ $R_{ heta J-A}$	100 178	°C/W
Maximum Junction Temperature	T <sub>JMAX</sub>	150	°C
Temperature Shutdown	TSD	155	°C
Hysteresis in Shutdown		30	°C
Storage Temperature Range		-60 to +150	°C
ESD Capability, HBM Model (All Pins except $V_{CC}$ and HV)		2.0	kV
ESD Capability, Machine Model		200	V

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

<b>ELECTRICAL CHARACTERISTICS</b> (For typical values $T_J = 25^{\circ}C$ , for min/max values $T_J = 0^{\circ}C$ to +125°C, Maximum $T_J = 150^{\circ}C$ ,	
V <sub>CC</sub> = 11 V unless otherwise noted.)	


Characteristic	Pin	Symbol	Min	Тур	Max	Unit
DYNAMIC SELF-SUPPLY						
$V_{CC}$ Increasing Level at which the Current Source Turns Off	6	VCC <sub>OFF</sub>	11.2	12.2	13.4 (Note 1)	V
$V_{CC}$ Decreasing Level at which the Current Source Turns On	6	VCC <sub>ON</sub>	9.2	10.0	11.0 (Note 1)	V
$V_{CC}$ Decreasing Level at which the Latchoff Phase Ends	6	VCC <sub>latch</sub>		5.6		V
Internal IC Consumption, No Output Load on Pin 5, $F_{SW}$ = 65 kHz	6	I <sub>CC1</sub>		990	1110 (Note 2)	μΑ
Internal IC Consumption, No Output Load on Pin 5, $F_{SW}$ = 100 kHz	6	I <sub>CC1</sub>		1025	1180 (Note 2)	μΑ
Internal IC Consumption, No Output Load on Pin 5, $F_{SW}$ = 133 kHz	6	I <sub>CC1</sub>		1060	1200 (Note 2)	μΑ
Internal IC Consumption, 1.0 nF Output Load on Pin 5, $F_{SW}$ = 65 kHz	6	I <sub>CC2</sub>		1.7	2.0 (Note 2)	mA
Internal IC Consumption, 1.0 nF Output Load on Pin 5, $F_{SW}$ = 100 kHz	6	I <sub>CC2</sub>		2.1	2.4 (Note 2)	mA
Internal IC Consumption, 1.0 nF Output Load on Pin 5, $F_{SW}$ = 133 kHz	6	I <sub>CC2</sub>		2.4	2.9 (Note 2)	mA
Internal IC Consumption, Latchoff Phase, V <sub>CC</sub> = 6.0 V NCP1216 NCP1216A	6	I <sub>CC3</sub>		250 320		μA
NTERNAL STARTUP CURRENT SOURCE $(T_J > 0^{\circ}C)$		•				
High-voltage Current Source, V <sub>CC</sub> = 10 V	8	IC1	4.9 (Note 3)	8.0	11	mA
High-voltage Current Source, V <sub>CC</sub> = 0 V	8	IC2		9.0		mA
DRIVE OUTPUT						
Output Voltage Rise-time @ $C_L$ = 1.0 nF, 10–90% of a 12 V Output Signal	5	T <sub>r</sub>		60		ns
Output Voltage Fall-time @ $C_L$ = 1.0 nF, 10–90% of a 12 V Output Signal	5	T <sub>f</sub>		20		ns
Source Resistance	5	R <sub>OH</sub>	15	20	35	Ω
Sink Resistance	5	R <sub>OL</sub>	5.0	10	18	Ω
CURRENT COMPARATOR (Pin 5 Unloaded)					-	
Input Bias Current @ 1.0 V Input Level on Pin 3	3	I <sub>IB</sub>		0.02		μA
Maximum Internal Current Setpoint	3	I <sub>Limit</sub>	0.93	1.08	1.14	V
Default Internal Current Setpoint for Skip Cycle Operation	3	I <sub>Lskip</sub>		330		mV
Propagation Delay from Current Detection to Gate OFF State	3	T <sub>DEL</sub>		80	130	ns
Leading Edge Blanking Duration	3	T <sub>LEB</sub>		220	Ī	ns


1. VCC<sub>OFF</sub> and VCC<sub>ON</sub> min-max always ensure an hysteresis of 2.0 V. 2. Maximum value at  $T_J = 0^{\circ}$ C. 3. Minimum value for  $T_J = 125^{\circ}$ C.

Characteristic		Pin	Symbol	Min	Тур	Max	Unit
<b>NTERNAL OSCILLATOR</b> (V <sub>CC</sub> = 11 V, Pin 5 Loaded by 1.0 k $\Omega$ )						•	
Oscillation Frequency, 65 kHz Version			fosc	58.5	65	71.5	kHz
Oscillation Frequency, 100 kHz Version			f <sub>OSC</sub>	90	100	110	kHz
Oscillation Frequency, 133 kHz Version			f <sub>OSC</sub>	120	133	146	kHz
Built-in Frequency Jittering in Percentage of fOSC			f <sub>jitter</sub>		±4.0		%
Maximum Duty-Cycle	NCP1216 NCP1216A		D <sub>max</sub>	69 42	75 46.5	81 50	%
EEDBACK SECTION (V <sub>CC</sub> = 11 V, Pin 5 Loaded by 1.0 k $\Omega$ )						•	
Internal Pullup Resistor		2	R <sub>up</sub>		20		kΩ
Pin 2 (FB) to Internal Current Setpoint Division Ratio		-	I <sub>ratio</sub>		3.3		
KIP CYCLE GENERATION							
Default Skip Mode Level		1	V <sub>skip</sub>	0.9	1.1	1.26	V
Pin 1 Internal Output Impedance		1	Z <sub>out</sub>		25		kΩ
NTERNAL RAMP COMPENSATION							
Internal Ramp Level @ 25°C (Note 4)		3	V <sub>ramp</sub>	2.6	2.9	3.2	V
Internal Ramp Resistance to C <sub>S</sub> Pin		3	R <sub>ramp</sub>		19		kΩ


**ELECTRICAL CHARACTERISTICS (continued)** (For typical values  $T_J = 25^{\circ}C$ , for min/max values  $T_J = 0^{\circ}C$  to +125°C, Maximum  $T_J = 150^{\circ}C$ ,  $V_{CC} = 11$  V unless otherwise noted.)


4. A 1.0  $\mbox{M}\Omega$  resistor is connected to the ground for the measurement.



























Figure 16. V<sub>ramp</sub> vs. Temperature





### **APPLICATION INFORMATION**

#### Introduction

The NCP1216 implements a standard current mode architecture where the switch-off event is dictated by the peak current setpoint. This component represents the ideal candidate where low part count is the key parameter, particularly in low-cost AC-DC adapters, TV power supplies etc. Due to its high-performance High-Voltage technology, the NCP1216 incorporates all the necessary components normally needed in UC384X based supplies: timing components, feedback devices, low-pass filter and self-supply. This later point emphasizes the fact that ON Semiconductor's NCP1216 does NOT need an auxiliary winding to operate: the product is naturally supplied from the high-voltage rail and delivers a V<sub>CC</sub> to the IC. This system is called the Dynamic Self-Supply (DSS):

**Dynamic Self-Supply (DSS):** Due to its Very High Voltage Integrated Circuit (VHVIC) technology, ON Semiconductor's NCP1216 allows for a direct pin connection to the high-voltage DC rail. A dynamic current source charges up a capacitor and thus provides a fully independent  $V_{CC}$  level to the NCP1216. As a result, there is no need for an auxiliary winding whose management is always a problem in variable output voltage designs (e.g. battery chargers).

*Adjustable Skip Cycle Level:* By offering the ability to tailor the level at which the skip cycle takes place, the designer can make sure that the skip operation only occurs at low peak current. This point guarantees a noise–free operation with cheap transformers. Skip cycle offers a proven mean to reduce the standby power in no or light loads situations.

Internal Frequency Dithering for Improved EMI Signature: By modulating the internal switching frequency with the DSS  $V_{CC}$  ripple, natural energy spread appears and softens the controller's EMI signature.

Wide Switching – Frequency Offered with Different Options (65 kHz – 100 kHz – 133 kHz): Depending on the application, the designer can pick up the right device to help reducing magnetics or improve the EMI signature before reaching the 150 kHz starting point.

*Ramp Compensation:* By inserting a resistor between the Current Sense (CS) pin and the actual sense resistor, it becomes possible to inject a given amount of ramp compensation since the internal sawtooth clock is routed to the CS pin. Sub-harmonic oscillations in Continuous Conduction Mode (CCM) can thus be compensated via a single resistor.

*Over Current Protection (OCP):* By continuously monitoring the FB line activity, NCP1216 enters burst mode as soon as the power supply undergoes an overload. The device enters a safe low power operation, which prevents from any lethal thermal runaway. As soon as the default disappears, the power supply resumes operation. Unlike other controllers, overload detection is performed independently of any auxiliary winding level. In presence of a bad coupling between both power and auxiliary windings, the short circuit detection can be severely affected. The DSS naturally shields you against these troubles.

*Wide Duty-Cycle Operation:* Wide mains operation requires a large duty-cycle excursion. The NCP1216 can go up to 75% typically. For Continuous Conduction Mode (CCM) applications, the internal ramp compensation lets you fight against sub-harmonic oscillations.

*Low Standby Power:* If SMPS naturally exhibit a good efficiency at nominal load, they begin to be less efficient when the output power demand diminishes. By skipping unnecessary switching cycles, the NCP1216 drastically reduces the power wasted during light load conditions. In no–load conditions, the NPC1216 allows the total standby power to easily reach next International Energy Agency (IEA) recommendations.

*No Acoustic Noise While Operating:* Instead of skipping cycles at high peak currents, the NCP1216 waits until the peak current demand falls below a user–adjustable 1/3 of the maximum limit. As a result, cycle skipping can take place without having a singing transformer, one can thus select cheap magnetic components free of noise problems.

*External MOSFET Connection:* By leaving the external MOSFET external to the IC, you can select avalanche proof devices, which in certain cases (e.g. low output powers), let you work without an active clamping network. Also, by controlling the MOSFET gate signal flow; you have an option to slow down the device commutation, therefore reducing the amount of ElectroMagnetic Interference (EMI).

**SPICE Model:** A dedicated model to run transient cycle-by-cycle simulations is available but also an averaged version to help you closing the loop. Ready-to-use templates can be downloaded in OrCAD's PSpice and INTUSOFT's IsSpice from ON Semiconductor web site, in the NCP1216 related section.

#### **Dynamic Self-Supply**

The DSS principle is based on the charge/discharge of the  $V_{CC}$  bulk capacitor from a low level up to a higher level. We can easily describe the current source operation with a bunch of simple logical equations:

POWER–ON: If  $V_{CC}$  < VCC<sub>OFF</sub> then the Current Source is ON, no output pulses

If  $V_{CC}$  decreasing > VCC<sub>ON</sub> then the Current Source is OFF, output is pulsing

If  $V_{CC}$  increasing <  $VCC_{OFF}$  then the Current Source is ON, output is pulsing

Typical values are:  $VCC_{OFF} = 12.2 \text{ V}, VCC_{ON} = 10 \text{ V}$ 

To better understand the operational principle, Figure 18 offers the necessary light:




Figure 18. The Charge/Discharge Cycle Over a 10  $\mu F$  V<sub>CC</sub> Capacitor

The DSS behavior actually depends on the internal IC consumption and the MOSFET's gate charge  $Q_g$ . If we select a 600 V 10 A MOSFET featuring a 30 nC  $Q_g$ , then we can compute the resulting average consumption supported by the DSS which is:

$$I_{total} \approx F_{sw} \times Q_g + I_{CC1}.$$
 (eq. 1)

The total IC heat dissipation incurred by the DSS only is given by:

Suppose that we select the NCP1216P065 with the above MOSFET, the total current is

$$(30 \text{ n} \times 65 \text{ k}) + 900 \ \mu = 2.9 \text{ mA.}$$
 (eq. 3)

Supplied from a 350 VDC rail (250 VAC), the heat dissipated by the circuit would then be:

$$350 V \times 2.9 mA = 1 W$$
 (eq. 4)

As you can see, it exists a tradeoff where the dissipation capability of the NCP1216 fixes the maximum  $Q_g$  that the circuit can drive, keeping its dissipation below a given target. Please see the "Power Dissipation" section for a complete design example and discover how a resistor can help to heal the NCP1216 heat equation.

Application note AND8069/D details tricks to widen the NCP1216 driving implementation, in particular for large  $Q_g$  MOSFETs. This document can be downloaded at www.onsemi.com/pub/Collateral/AND8069–D.PDF.

#### **Ramp Compensation**

Ramp compensation is a known mean to cure sub-harmonic oscillations. These oscillations take place at half the switching frequency and occur only during Continuous Conduction Mode (CCM) with a duty-cycle greater than 50%. To lower the current loop gain, one usually injects between 50% and 100% of the inductor down-slope. Figure 19 depicts how internally the ramp is generated:




Figure 19. Inserting a Resistor in Series with the Current Sense Information brings Ramp Compensation

In the NCP1216, the ramp features a swing of 2.9 V with a Duty cycle max at 75%. Over a 65 kHz frequency, it corresponds to a

$$\frac{2.9}{0.75} \times \ 65 \ \text{kHz} = \ 251 \ \text{mV}/\mu \text{s ramp}. \tag{eq. 5}$$

In our FLYBACK design, let's suppose that our primary inductance  $L_p$  is 350  $\mu$ H, delivering 12 V with a Np : Ns ratio of 1:0.1. The OFF time primary current slope is thus given by:

$$\frac{V_{out} + V_f}{L_p} \times \frac{N_p}{N_S} = 371 \text{ mA}/\mu \text{s or} 37 \text{ mV}/\mu \text{s} \qquad (\text{eq. 6})$$

when projected over an  $R_{sense}$  of 0.1  $\Omega$ , for instance. If we select 75% of the down–slope as the required amount of ramp compensation, then we shall inject 27 mV/µs. Our internal compensation being of 251 mV/µs, the divider ratio (divratio) between  $R_{comp}$  and the 19 k $\Omega$  is 0.107. A few lines of algebra to determine  $R_{comp}$ :

$$\frac{19 \text{ k} \times \text{divratio}}{1 - \text{divratio}} = 2.37 \text{ k}\Omega \tag{eq. 7}$$

#### **Frequency Jittering**

Frequency jittering is a method used to soften the EMI signature by spreading the energy in the vicinity of the main switching component. NCP1216 offers a  $\pm 4\%$  deviation of

the nominal switching frequency whose sweep is synchronized with the V<sub>CC</sub> ripple. For instance, with a 2.2 V peak-to-peak ripple, the NCP1216P065 frequency will equal 65 kHz in the middle of the ripple and will increase as V<sub>CC</sub> rises or decrease as V<sub>CC</sub> ramps down. Figure 20 portrays the behavior we have adopted:




Figure 20. V<sub>CC</sub> Ripple is Used to Introduce a Frequency Jittering on the Internal Oscillator Sawtooth

#### Skipping Cycle Mode

The NCP1216 automatically skips switching cycles when the output power demand drops below a given level. This is accomplished by monitoring the FB pin. In normal operation, pin 2 imposes a peak current accordingly to the load value. If the load demand decreases, the internal loop asks for less peak current. When this setpoint reaches a determined level, the IC prevents the current from decreasing further down and starts to blank the output pulses: the IC enters the so-called skip cycle mode, also named controlled burst operation. The power transfer now depends upon the width of the pulse bunches (Figure 22). Suppose we have the following component values:

 $L_p$ , primary inductance = 350  $\mu$ H

 $F_{sw}$ , switching frequency = 65 kHz

 $I_p \text{ skip} = 600 \text{ mA} \text{ (or } 333 \text{ mV} / \text{R}_{\text{sense}} \text{)}$ 


The theoretical power transfer is therefore:

$$\frac{1}{2} \times L_p \times I_p^2 \times F_{SW} = 4 \text{ W.}$$
 (eq. 8)

If this IC enters skip cycle mode with a bunch length of 10 ms over a recurrent period of 100 ms, then the total power transfer is:

$$4 \times 0.1 = 400 \text{ mW}.$$
 (eq. 9)

To better understand how this skip cycle mode takes place, a look at the operation mode versus the FB level immediately gives the necessary insight:





When FB is above the skip cycle threshold (1.0 V by default), the peak current cannot exceed 1.0 V/R<sub>sense</sub>. When the IC enters the skip cycle mode, the peak current cannot go below  $V_{pin1}$  / 3.3. The user still has the flexibility to alter this 1.0 V by either shunting pin 1 to ground through a resistor or raising it through a resistor up to the desired level. Grounding pin 1 permanently invalidates the skip cycle operation.




Figure 22. Output Pulses at Various Power Levels (X = 5 μs/div) P1 < P2 < P3





Figure 23. The Skip Cycle Takes Place at Low Peak Currents which Guarantees Noise Free Operation

#### Non-Latching Shutdown

In some cases, it might be desirable to shut off the part temporarily and authorize its restart once the default has disappeared. This option can easily be accomplished through a single NPN bipolar transistor wired between FB and ground. By pulling FB below the Adj pin 1 level, the output pulses are disabled as long as FB is pulled below pin 1. As soon as FB is relaxed, the IC resumes its operation. Figure 24 depicts the application example:



# Figure 24. Another Way of Shutting Down the IC without a Definitive Latchoff State

A full latching shutdown, including overtemperature protection, is described in application note AND8069/D.

#### **Power Dissipation**

The NCP1216 is directly supplied from the DC rail through the internal DSS circuitry. The current flowing through the DSS is therefore the direct image of the NCP1216 current consumption. The total power dissipation can be evaluated using:

$$(VHVDC - 11 V) \times ICC2$$
 (eq. 10)

which is, as we saw, directly related to the MOSFET  $Q_g$ . If we operate the device on a 90–250 VAC rail, the maximum rectified voltage can go up to 350 VDC. However, as the characterization curves show, the current consumption drops at a higher junction temperature, which quickly occurs due to the DSS operation. In our example, at  $T_{ambient} = 50^{\circ}$ C,  $I_{CC2}$  is measured to be 2.9 mA with a 10 A/600 V MOSFET. As a result, the NCP1216 will dissipate from a 250 VAC network,

$$350 V \times 2.9 \text{ mA}@T_A = 50^{\circ}C = 1 W$$
 (eq. 11)

The PDIP–7 package offers a junction–to–ambient thermal resistance  $R_{\theta J-A}$  of 100°C/W. Adding some copper area around the PCB footprint will help decreasing this number: 12 mm x 12 mm to drop  $R_{\theta J-A}$  down to 75°C/W with 35  $\mu$  copper thickness (1 oz.) or 6.5 mm x 6.5 mm with 70  $\mu$  copper thickness (2 oz.). For a SOIC–8, the original 178°C/W will drop to 100°C/W with the same amount of copper. With this later PDIP–7 number, we can compute the maximum power dissipation that the package accepts at an ambient of 50°C:

$$P_{max} = \frac{T_{Jmax} - T_{Amax}}{R_{\theta J} - A} = 1 \text{ W}$$
 (eq. 12)

which barely matches our previous budget. Several solutions exist to help improving the situation:

1. Insert a Resistor in Series with Pin 8: This resistor will take a part of the heat normally dissipated by the NCP1216. Calculations of this resistor imply that  $V_{pin8}$  does not drop below 30 V in the lowest mains conditions. Therefore,  $R_{drop}$  can be selected with:

$$R_{drop} \leq \frac{V_{bulkmin} - 50 V}{8 mA}$$
 (eq. 13)

In our case,  $V_{bulk}$  minimum is 120 VDC, which leads to a dropping resistor of 8.7 k $\Omega$ . With the above example in mind, the DSS will exhibit a duty-cycle of:

$$2.9 \text{ mA}/8 \text{ mA} = 36\%$$
 (eq. 14)

By inserting the 8.7 k $\Omega$  resistor, we drop

$$8.7 \text{ k}\Omega * 8 \text{ mA} = 69.6 \text{ V}$$
 (eq. 15)

during the DSS activation. The power dissipated by the NCP1216 is therefore:

We can pass the limit and the resistor will dissipate

$$1 \text{ W} - 800 \text{ mW} = 200 \text{ mW}$$
 (eq. 17)

or

$$p_{drop} = \frac{692}{8.7 \, k} * 0.36$$
 (eq. 18)

2. Select a MOSFET with a Lower  $Q_g$ : Certain MOSFETs exhibit different total gate charges depending on the technology they use. Careful selection of this component can help to significantly decrease the dissipated heat.


**3.** *Implement Figure 3, from AN8069/D, Solution:* This is another possible option to keep the DSS functionality (good short–circuit protection and EMI jittering) while driving any types of MOSFETs. This solution is recommended when the designer plans to use SOIC–8 controllers.

**4.** Connect an Auxiliary Winding: If the mains conditions are such that you simply can't match the maximum power dissipation, then you need to connect an auxiliary winding to permanently disconnect the startup source.

#### **Overload Operation**

In applications where the output current is purposely not controlled (e.g. wall adapters delivering raw DC level), it is interesting to implement a true short-circuit protection. A short-circuit actually forces the output voltage to be at a low level, preventing a bias current to circulate in the Optocoupler LED. As a result, the FB pin level is pulled up to 4.2 V, as internally imposed by the IC. The peak current setpoint goes to the maximum and the supply delivers a rather high power with all the associated effects. Please note that this can also happen in case of feedback loss, e.g. a broken Optocoupler. To account for this situation, NCP1216 hosts a dedicated overload detection circuitry. Once activated, this circuitry imposes to deliver pulses in a burst manner with a low duty-cycle. The system auto-recovers when the fault condition disappears.

During the startup phase, the peak current is pushed to the maximum until the output voltage reaches its target and the feedback loop takes over. This period of time depends on normal output load conditions and the maximum peak current allowed by the system. The time-out used by this IC works with the V<sub>CC</sub> decoupling capacitor: as soon as the V<sub>CC</sub> decreases from the VCC<sub>OFF</sub> level (typically 12.2 V) the device internally watches for an overload current situation. If this condition is still present when the VCC<sub>ON</sub> level is reached, the controller stops the driving pulses, prevents the self-supply current source to restart and puts all the circuitry in standby, consuming as little as 350 µA typical (I<sub>CC3</sub> parameter). As a result, the V<sub>CC</sub> level slowly discharges toward 0 V. When this level crosses 5.6 V typical, the controller enters a new startup phase by turning the current source on: V<sub>CC</sub> rises toward 12.2 V and again delivers output pulses at the VCC<sub>OFF</sub> crossing point. If the fault condition has been removed before VCCON approaches, then the IC continues its normal operation. Otherwise, a new fault cycle takes place. Figure 25 shows the evolution of the signals in presence of a fault.





If the fault is relaxed during the  $V_{CC}$  natural fall down sequence, the IC automatically resumes.

If the fault still persists when  $V_{CC}$  reached  $VCC_{ON}$ , then the controller cuts everything off until recovery.

#### **Calculating the VCC Capacitor**

As the above section describes, the fall down sequence depends upon the  $V_{CC}$  level: how long does it take for the  $V_{CC}$  line to go from 12.2 V to 10 V. The required time


depends on the startup sequence of your system, i.e. when you first apply the power to the IC. The corresponding transient fault duration due to the output capacitor charging must be less than the time needed to discharge from 12.2 V to 10 V, otherwise the supply will not properly start. The test consists in either simulating or measuring in the lab how much time the system takes to reach the regulation at full load. Let's suppose that this time corresponds to 6ms. Therefore a V<sub>CC</sub> fall time of 10 ms could be well appropriated in order to not trigger the overload detection circuitry. If the corresponding IC consumption, including the MOSFET drive, establishes at 2.9 mA, we can calculate the required capacitor using the following formula:


$$\Delta t = \frac{\Delta V \cdot C}{i} \tag{eq. 19}$$

with  $\Delta V = 2.2$  V. Then for a wanted  $\Delta t$  of 30 ms, C equals 39.5  $\mu$ F or a 68  $\mu$ F for a standard value (including  $\pm 20\%$  dispersions). When an overload condition occurs, the IC blocks its internal circuitry and its consumption drops to 350  $\mu$ A typical. This happens at V<sub>CC</sub> = 10 V and it remains stuck until V<sub>CC</sub> reaches 5.6 V: we are in latchoff phase. Again, using the selected 68  $\mu$ F and 350  $\mu$ A current consumption, this latchoff phase lasts: 780 ms.

#### Protecting the Controller Against Negative Spikes


As with any controller built upon a CMOS technology, it is the designer's duty to avoid the presence of negative spikes on sensitive pins. Negative signals have the bad habit to forward bias the controller substrate and induce erratic behaviors. Sometimes, the injection can be so strong that internal parasitic SCRs are triggered, engendering irremediable damages to the IC if a low impedance path is offered between V<sub>CC</sub> and GND. If the current sense pin is often the seat of such spurious signals, the high-voltage pin can also be the source of problems in certain circumstances. During the turn-off sequence, e.g. when the user unplugs the power supply, the controller is still fed by its  $V_{CC}$  capacitor and keeps activating the MOSFET ON and OFF with a peak current limited by Rsense. Unfortunately, if the quality coefficient Q of the resonating network formed by L<sub>p</sub> and C<sub>bulk</sub> is low (e.g. the MOSFET R<sub>dson</sub> + R<sub>sense</sub> are small), conditions are met to make the circuit resonate and thus negatively bias the controller. Since we are talking about ms pulses, the amount of injected charge, (Q = I \* t), immediately latches the controller that brutally discharges its V<sub>CC</sub> capacitor. If this V<sub>CC</sub> capacitor is of sufficient value, its stored energy damages the controller. Figure 26 depicts a typical negative shot occurring on the HV pin where the brutal V<sub>CC</sub> discharge testifies for latchup.





Simple and inexpensive cures exist to prevent from internal parasitic SCR activation. One of them consists in inserting a resistor in series with the high–voltage pin to keep the negative current to the lowest when the bulk becomes negative (Figure 27). Please note that the negative spike is clamped to  $(-2 * V_f)$  due to the diode bridge. Also, the power dissipation of this resistor is extremely small since it only heats up during the startup sequence.

Another option (Figure 28) consists in wiring a diode from  $V_{CC}$  to the bulk capacitor to force  $V_{CC}$  to reach  $VCC_{ON}$  sooner and thus stops the switching activity before the bulk capacitor gets deeply discharged. For security reasons, two diodes can be connected in series.



#### Soft-Start - NCP1216A only

The NCP1216A features an internal 1.0 ms soft-start activated during the power on sequence (PON). As soon as  $V_{CC}$  reaches  $V_{CCOFF}$ , the peak current is gradually increased from nearly zero up to the maximum clamping level (e.g. 1.0 V). This situation lasts during 1ms and further to that time period, the peak current limit is blocked to 1.0 V until the supply enters regulation. The soft-start is also

activated during the over current burst (OCP) sequence. Every restart attempt is followed by a soft-start activation. Generally speaking, the soft-start will be activated when  $V_{CC}$  ramps up either from zero (fresh power-on sequence) or 5.6 V, the latchoff voltage occurring during OCP. Figure 29 portrays the soft-start behavior. The time scales are purposely shifted to offer a better zoom portion.




Figure 29. Soft-start is activated during a startup sequence or an OCP condition


#### **ORDERING INFORMATION**

Device	Version	Marking	Package	Shipping <sup>†</sup>
NCP1216D65R2G	65 kHz	16D06	SOIC-8 (Pb-Free)	2500 / Tape & Reel
NCP1216D100R2G	100 kHz	16D10	SOIC-8 (Pb-Free)	2500 / Tape & Reel
NCP1216D133R2G	133 kHz	16D13	SOIC-8 (Pb-Free)	2500 / Tape & Reel
NCP1216P65G	65 kHz	P1216P065	PDIP-7 (Pb-Free)	50 Units / Rail
NCP1216P100G	100 kHz	P1216P100	PDIP-7 (Pb-Free)	50 Units / Rail
NCP1216P133G	133 kHz	P1216P133	PDIP-7 (Pb-Free)	50 Units/ Rail
NCP1216AD65R2G	65 kHz	16A06	SOIC-8 (Pb-Free)	2500 / Tape & Reel
NCP1216AD100R2G	100 kHz	16A10	SOIC-8 (Pb-Free)	2500 / Tape & Reel
NCP1216AD133R2G	133 kHz	16A13	SOIC-8 (Pb-Free)	2500 / Tape & Reel
NCP1216AP65G	65 kHz	P1216AP06	PDIP-7 (Pb-Free)	50 Units / Rail
NCP1216AP100G	100 kHz	P1216AP10	PDIP-7 (Pb-Free)	50 Units / Rail
NCP1216AP133G	133 kHz	P1216AP13	PDIP-7 (Pb-Free)	50 Units / Rail

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

### PACKAGE DIMENSIONS


SOIC-8 NB CASE 751-07 **ISSUE AJ** 




- NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETER.
- DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION. З.
- 4. MAXIMUM MOLD PROTRUSION 0.15 (0.006)
- PER SIDE. 5.
- PEH SIDE. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION. SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.
- 751–01 THRU 751–06 ARE OBSOLETE. NEW STANDARD IS 751–07. 6.

	MILLIN	MILLIMETERS		HES		
DIM	MIN	MAX	MIN	MAX		
Α	4.80	5.00	0.189	0.197		
В	3.80	4.00	0.150	0.157		
С	1.35	1.75	0.053	0.069		
D	0.33	0.51	0.013	0.020		
G	1.27	1.27 BSC		0.050 BSC		
Н	0.10	0.25	0.004	0.010		
J	0.19	0.25	0.007	0.010		
ĸ	0.40	1.27	0.016	0.050		
м	0 °	8 °	0 °	8 °		
N	0.25	0.50	0.010	0.020		
S	5.80	6.20	0.228	0.244		


**SOLDERING FOOTPRINT\*** 






#### PACKAGE DIMENSIONS

PDIP-7 **P SUFFIX** CASE 626B-01 **ISSUE A** 





- NOTES: 1. DIMENSIONS AND TOLERANCING PER
- DIMENSIONS AND FOLERANGING FI ASME Y14.5M, 1994.
  DIMENSIONS IN MILLIMETERS.
  DIMENSION L TO CENTER OF LEAD WHEN FORMED PARALLEL.
- 4. PACKAGE CONTOUR OPTIONAL
- (ROUND OR SQUARE CORNERS). DIMENSIONS A AND B ARE DATUMS. 5.

	MILLIMETERS				
DIM	MIN	MAX			
Α	9.40	10.16			
в	6.10	6.60			
c	3.94	4.45			
D	0.38	0.51			
F	1.02	1.78			
G	2.54 BSC				
Η	0.76	1.27			
J	0.20	0.30			
ĸ	2.92	3.43			
L	7.62 BSC				
М		10 °			
Ν	0.76	1.01			

ON Semiconductor and 💷 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

# **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

ON Semiconductor: NCP1216AFORWEVB