# 2-Bit 20 Mb/s Dual-Supply Level Translator

The NLSX0102 is a 2-bit configurable dual-supply bidirectional auto sensing translator that does not require a directional control pin. The I/O V<sub>CC</sub> and I/O V<sub>L</sub> ports are designed to track two different power supply rails, V<sub>CC</sub> and V<sub>L</sub> respectively. Both the V<sub>CC</sub> and V<sub>L</sub> supply rails are configurable from 1.5 V to 5.5 V. This allows voltage logic signals on the V<sub>L</sub> side to be translated into lower, higher or equal value voltage logic signals on the V<sub>CC</sub> side, and vice-versa.

The NLSX0102 translator has integrated 10 k $\Omega$  pull-up resistors on the I/O lines. The integrated pull-up resistors are used to pull-up the I/O lines to either V<sub>L</sub> or V<sub>CC</sub>. The NLSX0102 is an excellent match for open-drain applications such as the I<sup>2</sup>C communication bus.

### Features

- $V_L$  can be Less than, Greater than or Equal to  $V_{CC}$
- Wide V<sub>CC</sub> Operating Range: 1.5 V to 5.5 V Wide V<sub>L</sub> Operating Range: 1.5 V to 5.5 V
- High-Speed with 24 Mb/s Guaranteed Date Rate
- Low Bit-to-Bit Skew
- Enable Input and I/O Pins are Overvoltage Tolerant (OVT) to 5.5 V
- Non-preferential Power-up Sequencing
- Integrated 10 k $\Omega$  Pull-up Resistors
- Small Space Saving Package
  1.9 mm x 0.9 mm x 0.5 mm Flipchip8
- This is a Pb–Free Device

### **Typical Applications**

- I<sup>2</sup>C, SMBus
- Low Voltage ASIC Level Translation
- Mobile Phones, PDAs, Cameras


### Important Information


- ESD Protection for All Pins
  - Human Body Model (HBM) > 7000 V




# **ON Semiconductor®**

http://onsemi.com






### PIN ASSIGNMENTS



### LOGIC DIAGRAM



### ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 9 of this data sheet.




Figure 1. Block Diagram (1 I/O Line)

### **PIN ASSIGNMENT**

| Pins                  | Description                        |
|-----------------------|------------------------------------|
| V <sub>CC</sub>       | V <sub>CC</sub> Supply Voltage     |
| VL                    | V <sub>L</sub> Supply Voltage      |
| GND                   | Ground                             |
| EN                    | Output Enable, referenced to $V_L$ |
| I/O V <sub>CC</sub> n | I/O Port, referenced to $V_{CC}$   |
| I/O V <sub>L</sub> n  | I/O Port, referenced to $V_L$      |

| FUNCTION | TABLE |
|----------|-------|
|          |       |

| EN | Operating Mode      |
|----|---------------------|
| L  | Hi–Z                |
| Н  | I/O Buses Connected |

### MAXIMUM RATINGS

| Symbol              | Parameter  | Value        | Condition            | Unit |
|---------------------|--|--------------|----------------------|------|
| V <sub>CC</sub>     | High-side DC Supply Voltage  | -0.5 to +7.0 |                      | V    |
| VL                  | Low-side DC Supply Voltage   | -0.5 to +7.0 |                      | V    |
| I/O V <sub>CC</sub> | V <sub>CC</sub> -referenced DC Input / Output Voltage                      | -0.5 to +7.0 |                      | V    |
| I/O VL              | VL-referenced DC Input / Output Voltage                                    | -0.5 to +7.0 |                      | V    |
| $V_{\text{EN}}$     | Enable Control Pin DC Input Voltage  | -0.5 to +7.0 |                      | V    |
| I <sub>I/O_SC</sub> | Short–Circuit Duration (I/O V <sub>L</sub> and I/O V <sub>CC</sub> to GND) | ±50          | Continuous           | mA   |
| I <sub>I/OK</sub>   | Input / Output Clamping Current (I/O $V_L$ and I/O $V_{CC})$               | -50          | V <sub>I/O</sub> < 0 | mA   |
| T <sub>STG</sub>    | Storage Temperature  | -65 to +150  |                      | °C   |

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

### **RECOMMENDED OPERATING CONDITIONS**

| Symbol                | Parameter   | Min | Мах | Unit |
|-----------------------|---|-----|-----|------|
| V <sub>CC</sub>       | High-side Positive DC Supply Voltage  | 1.5 | 5.5 | V    |
| VL                    | Low-side Positive DC Supply Voltage   | 1.5 | 5.5 | V    |
| $V_{\text{EN}}$       | Enable Control Pin Voltage  | GND | 5.5 | V    |
| V <sub>IO</sub>       | I/O Pin Voltage   | GND | 5.5 | V    |
| $\Delta t / \Delta V$ | Input Transition Rise and Fall Rate I/O $V_L$ and I/O $V_{CC}$ Ports, Push–Pull Driving |     | 10  | ns/V |
|                       | Control Input   |     | 10  |      |
| T <sub>A</sub>        | Operating Temperature Range   | -40 | +85 | °C   |

# DC ELECTRICAL CHARACTERISTICS (T\_A = -40 to +85 °C, unless otherwise specified)

|                     |  |   |               |                 | -                        | 40 °C to +85°              | С                        |      |
|---------------------|--|---|---------------|-----------------|--------------------------|----------------------------|--------------------------|------|
| Symbol              | Parameter  | Test Conditions<br>(Note 1)   | VL            | v <sub>cc</sub> | Min                      | <b>Typ</b><br>(Notes 1, 2) | Max                      | Unit |
| V <sub>IHC</sub>    | I/O V <sub>CC</sub> Input HIGH Voltage                 |   | 1.5 to<br>5.5 | 1.5 to<br>5.5   | V <sub>CC</sub> –<br>0.4 |                            | -                        | V    |
| V <sub>ILC</sub>    | I/O V <sub>CC</sub> Input LOW Voltage                  |   | 1.5 to<br>5.5 | 1.5 to<br>5.5   |                          |                            | 0.15                     | V    |
| V <sub>IHL</sub>    | I/O V <sub>L</sub> Input HIGH Voltage                  |   | 1.5 to<br>5.5 | 1.5 to<br>5.5   | $V_L - 0.4$              |                            | -                        | V    |
| V <sub>ILL</sub>    | I/O V <sub>L</sub> Input LOW Voltage                   |   | 1.5 to<br>5.5 | 1.5 to<br>5.5   |                          |                            | 0.15                     | V    |
| V <sub>IH</sub>     | Control Pin Input HIGH Voltage                         |   | 1.5 to<br>5.5 | 1.5 to<br>5.5   | 0.65 *<br>V <sub>L</sub> |                            | -                        | V    |
| V <sub>IL</sub>     | Control Pin Input LOW Voltage                          |   | 1.5 to<br>5.5 | 1.5 to<br>5.5   |                          |                            | 0.35 *<br>V <sub>L</sub> | V    |
| V <sub>OHC</sub>    | I/O V <sub>CC</sub> Output HIGH Voltage                | I/O V <sub>CC</sub> source<br>current = –20 μA                                | 1.5 to<br>5.5 | 1.5 to<br>5.5   | 2/3 *<br>V <sub>CC</sub> |                            | -                        | V    |
| V <sub>OLC</sub>    | I/O V <sub>CC</sub> Output LOW Voltage                 | I/O V <sub>CC</sub> sink current = 1 mA                                       | 1.5 to<br>5.5 | 1.5 to<br>5.5   |                          |                            | 0.4                      | V    |
| V <sub>OHL</sub>    | I/O V <sub>L</sub> Output HIGH Voltage                 | I/O V <sub>L</sub> source current<br>= -20 μA                                 | 1.5 to<br>5.5 | 1.5 to<br>5.5   | 2/3 * V <sub>L</sub>     |                            | -                        | V    |
| V <sub>OLL</sub>    | I/O V <sub>L</sub> Output LOW Voltage                  | I/O V <sub>L</sub> sink current =<br>1 mA                                     | 1.5 to<br>5.5 | 1.5 to<br>5.5   |                          |                            | 0.4                      | V    |
| I <sub>QVL</sub>    | V <sub>L</sub> Supply Current<br>Supply Current        | $I/O V_{CC}$ and $I/O V_{L}$<br>unconnected, $V_{EN} =$                       | 1.5 to<br>5.5 | 1.5 to<br>5.5   |                          |                            | 2.0                      | μA   |
|                     |  | VL  | 5.5           | 0               |                          |                            | 2.0                      |      |
|                     |  |   | 0             | 5.5             |                          |                            | -1.0                     |      |
| IQVCC               | V <sub>L</sub> Supply Current<br>Supply Current        | I/O V <sub>CC</sub> and I/O V <sub>L</sub><br>unconnected,                    | 1.5 to<br>5.5 | 1.5 to<br>5.5   |                          |                            | 2.0                      | μΑ   |
|                     |  | $V_{EN} = V_{L}$  | 5.5           | 0               |                          |                            | 2.0                      |      |
|                     |  |   | 0             | 5.5             | 1                        |                            | -1.0                     |      |
| I <sub>TS-VCC</sub> | V <sub>CC</sub> Tri-state Output Mode                  | I/O V <sub>CC</sub> and I/O V <sub>L</sub> unconnected, $V_{EN} = \text{GND}$ | 1.5 to<br>5.5 | 1.5 to<br>5.5   |                          |                            | 1.0                      | μΑ   |
| I <sub>TS-VL</sub>  | V <sub>L</sub> Tri-state Output Mode Supply<br>Current | I/O V <sub>CC</sub> and I/O V <sub>L</sub> unconnected, $V_{EN} = GND$        | 1.5 to<br>5.5 | 1.5 to<br>5.5   |                          |                            | 1.0                      | μΑ   |

1. Typical values are for  $V_{CC}$  = +3.3 V,  $V_L$  = +1.8 V and  $T_A$  = +25°C. 2. All units are production tested at  $T_A$  = +25°C. Limits over the operating temperature range are guaranteed by design.

### DC ELECTRICAL CHARACTERISTICS (T<sub>A</sub> = -40 to +85 $^{\circ}$ C, unless otherwise specified)

|                 |   |                             |               |                 | -   | 40 °C to +85°              | С   |      |
|-----------------|---|-----------------------------|---------------|-----------------|-----|----------------------------|-----|------|
| Symbol          | Parameter                                     | Test Conditions<br>(Note 1) | VL            | v <sub>cc</sub> | Min | <b>Typ</b><br>(Notes 1, 2) | Max | Unit |
| I <sub>I</sub>  | Enable Pin Input Leakage Current              |                             | 1.5 to<br>5.5 | 1.5 to<br>5.5   |     |                            | 1.0 | μΑ   |
| I <sub>OZ</sub> | I/O Tri-state Output Mode Leakage<br>Current  |                             | 1.5 to<br>5.5 | 1.5 to<br>5.5   |     |                            | 1.0 | μΑ   |
| R <sub>PU</sub> | Pull–Up Resistors I/O $\rm V_L$ and $\rm V_C$ |                             |               |                 |     | 10                         |     | kΩ   |

1. Typical values are for  $V_{CC}$  = +3.3 V,  $V_L$  = +1.8 V and  $T_A$  = +25°C. 2. All units are production tested at  $T_A$  = +25°C. Limits over the operating temperature range are guaranteed by design.

**Timing Characteristics – Rail-to-Rail Driving Configuration** (I/O test circuits of Figures 2, 3 and 7,  $C_{LOAD}$  = 15 pF, driver output impedance  $\leq$  50  $\Omega$ ,  $R_{LOAD}$  = 1 M $\Omega$ , unless otherwise specified)

|                             |   |            |                      |            | –40°C t              | o +85°C    |                      |            |      |
|-----------------------------|---|------------|----------------------|------------|----------------------|------------|----------------------|------------|------|
|                             |   |            | V <sub>CC</sub> = 2. | 3 to 2.7 V | V <sub>CC</sub> = 3. | 0 to 3.6 V | V <sub>CC</sub> = 4. | 5 to 5.5 V |      |
| Symbol                      | Parameter                                   | Conditions | Min                  | Max        | Min                  | Max        | Min                  | Max        | Unit |
| V <sub>L</sub> = 1.65 to 1  | .95 V                                       | -          |                      |            | -                    |            |                      |            |      |
| t <sub>RVL</sub>            | I/O V <sub>L</sub> Rise Time                | Figure 8   | 0.6                  | 9.5        | 2.3                  | 12.5       | 0.8                  | 7.6        | nS   |
| t <sub>RVCC</sub>           | I/O V <sub>CC</sub> Rise Time               | Figure 8   | 4.0                  | 10.8       | 2.7                  | 9.1        | 2.7                  | 7.6        | nS   |
| t <sub>FVL</sub>            | I/O V <sub>L</sub> Fall Time                | Figure 8   | 2.0                  | 9.7        | 1.9                  | 8.1        | 1.7                  | 13.3       | nS   |
| t <sub>FVCC</sub>           | I/O V <sub>CC</sub> Fall Time               | Figure 8   | 2.9                  | 13.8       | 2.8                  | 16.2       | 2.8                  | 16.2       | nS   |
| t <sub>PHL-VL-VCC</sub>     | Propagation Delay                           | Figure 2   |                      | 5.6        |                      | 7.1        |                      | 6.8        | nS   |
| t <sub>PLH-VL-VCC</sub>     | (Driving I/O $V_L$ , $V_L$ to $V_{CC}$ )    |            |                      | 6.5        |                      | 7.1        |                      | 7.4        |      |
| t <sub>PHL-VCC-VL</sub>     | Propagation Delay                           | Figure 3   |                      | 4.8        |                      | 5.3        |                      | 2.0        | nS   |
| t <sub>PLH-VCC-VL</sub>     | (Driving I/O $V_{CC}$ , $V_{CC}$ to $V_L$ ) |            |                      | 4.8        |                      | 5.0        |                      | 3.5        |      |
| t <sub>EN</sub>             | Enable Time                                 | Figure 7   | 1                    | 50         |                      | 40         |                      | 35         | nS   |
| t <sub>DIS</sub>            | Disable Time                                | Figure 7   | 1                    | 316        |                      | 225        |                      | 215        | nS   |
| t <sub>PPSKEW</sub>         | Part-to-Part Skew                           |            |                      | 0.7        |                      | 0.7        |                      | 0.7        | nS   |
| MDR                         | Maximum Data Rate                           |            | 21                   |            | 22                   |            | 24                   |            | Mbps |
| V <sub>L</sub> = 2.3 to 2.7 | 7 V   |            | •                    |            | •                    |            |                      |            |      |
| t <sub>RVL</sub>            | I/O V <sub>L</sub> Rise Time                | Figure 8   | 2.8                  | 7.7        | 2.6                  | 8.1        | 1.8                  | 10.3       | nS   |
| t <sub>RVCC</sub>           | I/O V <sub>CC</sub> Rise Time               | Figure 8   | 3.2                  | 9.2        | 2.9                  | 8.8        | 2.4                  | 6.4        | nS   |
| t <sub>FVL</sub>            | I/O V <sub>L</sub> Fall Time                | Figure 8   | 1.9                  | 8.3        | 1.9                  | 7.8        | 1.8                  | 7.4        | nS   |
| t <sub>FVCC</sub>           | I/O V <sub>CC</sub> Fall Time               | Figure 8   | 2.2                  | 8.3        | 2.4                  | 8.0        | 2.6                  | 10.0       | nS   |
| t <sub>PHL-VL-VCC</sub>     | Propagation Delay                           | Figure 2   | 1                    | 3.2        |                      | 3.7        |                      | 3.9        | nS   |
| t <sub>PLH-VL-VCC</sub>     | (Driving I/O $V_L$ , $V_L$ to $V_{CC}$ )    |            |                      | 4.8        |                      | 5.3        |                      | 6.0        |      |
| t <sub>PHL-VCC-VL</sub>     | Propagation Delay                           | Figure 3   | 1                    | 2.5        |                      | 1.6        |                      | 1.0        | nS   |
| t <sub>PLH-VCC-VL</sub>     | (Driving I/O $V_{CC}$ , $V_{CC}$ to $V_L$ ) |            |                      | 4.5        |                      | 4.3        |                      | 3.4        |      |
| t <sub>EN</sub>             | Enable Time                                 | Figure 7   |                      | 50         |                      | 40         |                      | 35         | nS   |
| t <sub>DIS</sub>            | Disable Time                                | Figure 7   |                      | 225        |                      | 225        |                      | 215        | nS   |
| t <sub>PPSKEW</sub>         | Part-to-Part Skew                           |            |                      | 0.7        |                      | 0.7        |                      | 0.7        | nS   |
| MDR                         | Maximum Data Rate                           |            | 20                   |            | 22                   |            | 24                   |            | Mbps |

### Timing Characteristics - Rail-to-Rail Driving Configuration

(I/O test circuits of Figures 2, 3 and 7,  $C_{LOAD}$  = 15 pF, driver output impedance  $\leq$  50  $\Omega$ ,  $R_{LOAD}$  = 1 M $\Omega$ , unless otherwise specified)

|                             |   |            |                       |            | –40°C t               | o +85°C    |                       |            |      |
|-----------------------------|---|------------|-----------------------|------------|-----------------------|------------|-----------------------|------------|------|
|                             |   |            | V <sub>CC</sub> = 2.3 | 3 to 2.7 V | V <sub>CC</sub> = 3.0 | ) to 3.6 V | V <sub>CC</sub> = 4.5 | 5 to 5.5 V |      |
| Symbol                      | Parameter   | Conditions | Min                   | Max        | Min                   | Max        | Min                   | Max        | Unit |
| V <sub>L</sub> = 3.0 to 3.6 | 5 V   | •          | -                     |            |                       | •          | •                     |            |      |
| t <sub>RVL</sub>            | I/O V <sub>L</sub> Rise Time                                      | Figure 8   |                       |            | 2.3                   | 6.5        | 1.9                   | 8.0        | nS   |
| t <sub>RVCC</sub>           | I/O V <sub>CC</sub> Rise Time                                     | Figure 8   |                       |            | 2.5                   | 6.5        | 2.1                   | 7.4        | nS   |
| t <sub>FVL</sub>            | I/O V <sub>L</sub> Fall Time                                      | Figure 8   |                       |            | 2.0                   | 7.2        | 1.9                   | 5.9        | nS   |
| t <sub>FVCC</sub>           | I/O V <sub>CC</sub> Fall Time                                     | Figure 8   |                       |            | 2.3                   | 8.0        | 2.4                   | 9.3        | nS   |
| t <sub>PHL-VL-VCC</sub>     | Propagation Delay   | Figure 2   |                       |            |                       | 2.4        |                       | 3.1        | nS   |
| t <sub>PLH-VL-VCC</sub>     | (Driving I/O V <sub>L</sub> , V <sub>L</sub> to V <sub>CC</sub> ) |            |                       |            |                       | 3.8        |                       | 3.8        |      |
| t <sub>PHL-VCC-VL</sub>     | Propagation Delay   | Figure 3   |                       |            |                       | 2.5        |                       | 2.6        | nS   |
| t <sub>PLH-VCC-VL</sub>     | (Driving I/O $V_{CC}$ , $V_{CC}$ to $V_{L}$ )                     |            |                       |            |                       | 3.6        |                       | 3.1        |      |
| t <sub>EN</sub>             | Enable Time   | Figure 7   |                       |            |                       | 40         |                       | 35         | nS   |
| t <sub>DIS</sub>            | Disable Time  | Figure 7   |                       |            |                       | 225        |                       | 235        | nS   |
| <b>t</b> PPSKEW             | Part-to-Part Skew   |            |                       |            |                       | 0.7        |                       | 0.7        | nS   |
| MDR                         | Maximum Data Rate   |            |                       |            | 23                    |            | 24                    |            | Mbps |

Timing Characteristics – Open Drain Driving Configuration (I/O test circuits of Figures 4, 5 and 7,  $C_{LOAD}$  = 15 pF, driver output impedance  $\leq$  50  $\Omega$ ,  $R_{LOAD}$  = 1 M $\Omega$ , unless otherwise specified)

|                            |   |            |                       |            | -40°C t               | o +85°C    |                       |            |      |
|----------------------------|---|------------|-----------------------|------------|-----------------------|------------|-----------------------|------------|------|
|                            |   |            | V <sub>CC</sub> = 2.3 | 3 to 2.7 V | V <sub>CC</sub> = 3.0 | 0 to 3.6 V | V <sub>CC</sub> = 4.5 | 5 to 5.5 V |      |
| Symbol                     | Parameter   | Conditions | Min                   | Max        | Min                   | Max        | Min                   | Max        | Unit |
| V <sub>L</sub> = 1.65 to 1 | .95 V   |            |                       |            |                       |            |                       |            |      |
| t <sub>RVL</sub>           | I/O V <sub>L</sub> Rise Time                                      | Figure 8   | 38                    | 340        | 30                    | 245        | 22.0                  | 134        | nS   |
| t <sub>RVCC</sub>          | I/O V <sub>CC</sub> Rise Time                                     | Figure 8   | 34                    | 330        | 23                    | 218        | 10.0                  | 120        | nS   |
| t <sub>FVL</sub>           | I/O V <sub>L</sub> Fall Time                                      | Figure 8   | 4.4                   | 11.1       | 4.3                   | 12.0       | 4.2                   | 14.2       | nS   |
| t <sub>FVCC</sub>          | I/O V <sub>CC</sub> Fall Time                                     | Figure 8   | 6.9                   | 11         | 7.5                   | 16.2       | 7.0                   | 16.2       | nS   |
| t <sub>PHLVL-VCC</sub>     | Propagation Delay   | Figure 2   | 2.3                   | 27         | 2.4                   | 20.0       | 2.6                   | 23.0       | nS   |
| t <sub>PLHVL-VCC</sub>     | (Driving I/O V <sub>L</sub> , V <sub>L</sub> to V <sub>CC</sub> ) |            | 45                    | 260        | 36.0                  | 208        | 27.0                  | 208        |      |
| t <sub>PHLVCC-VL</sub>     | Propagation Delay   | Figure 3   | 1.9                   | 22         | 1.1                   | 22.0       | 1.2                   | 22.0       | nS   |
| t <sub>PLHVCC-VL</sub>     | (Driving I/O $V_{CC}$ , $V_{CC}$ to $V_L$ )                       |            | 45.0                  | 200        | 36                    | 150        | 27.0                  | 112        |      |
| t <sub>EN</sub>            | Enable Time   | Figure 7   |                       | 80         |                       | 70         |                       | 35         | nS   |
| t <sub>DIS</sub>           | Disable Time  | Figure 7   |                       | 250        |                       | 277        |                       | 290        | nS   |
| t <sub>PPSKEW</sub>        | Part-to-Part Skew   |            |                       | 0.7        |                       | 0.7        |                       | 0.7        | nS   |
| MDR                        | Maximum Data Rate   |            | 2                     |            | 2                     |            | 2                     |            | Mbps |

Timing Characteristics – Open Drain Driving Configuration (I/O test circuits of Figures 4, 5 and 7,  $C_{LOAD}$  = 15 pF, driver output impedance  $\leq$  50  $\Omega$ ,  $R_{LOAD}$  = 1 M $\Omega$ , unless otherwise specified)

|                             |   |              |                       |            | –40°C to +85°C        |            |                      |            |      |
|-----------------------------|---|--------------|-----------------------|------------|-----------------------|------------|----------------------|------------|------|
|                             |   |              | V <sub>CC</sub> = 2.3 | 3 to 2.7 V | V <sub>CC</sub> = 3.0 | 0 to 3.6 V | V <sub>CC</sub> = 4. | 5 to 5.5 V |      |
| Symbol                      | Parameter   | Conditions   | Min                   | Мах        | Min                   | Max        | Min                  | Max        | Unit |
| V <sub>L</sub> = 2.3 to 2.3 | 7 V   |              | •                     |            |                       |            |                      |            |      |
| t <sub>RVL</sub>            | I/O V <sub>L</sub> Rise Time                                      | Figure 8     | 34                    | 400        | 28.0                  | 300        | 24.0                 | 208        | nS   |
| t <sub>RVCC</sub>           | I/O V <sub>CC</sub> Rise Time                                     | Figure 8     | 35.0                  | 352        | 24.0                  | 280        | 12.0                 | 180        | nS   |
| t <sub>FVL</sub>            | I/O V <sub>L</sub> Fall Time                                      | Figure 8     | 4.4                   | 6.9        | 4.3                   | 6.2        | 4.2                  | 7.8        | nS   |
| t <sub>FVCC</sub>           | I/O V <sub>CC</sub> Fall Time                                     | Figure 8     | 4.3                   | 8.8        | 4.9                   | 9.4        | 5.4                  | 10.4       | nS   |
| t <sub>PHLVL-VCC</sub>      | Propagation Delay   |              | 1.7                   | 14.0       | 2.0                   | 14.0       | 2.1                  | 14.0       |      |
| t <sub>PLHVL-VCC</sub>      | (Driving I/O V <sub>L</sub> , V <sub>L</sub> to V <sub>CC</sub> ) | Figure 2     | 43.0                  | 250        | 36.0                  | 210        | 27.0                 | 210        | nS   |
| t <sub>PHLVCC-VL</sub>      | Propagation Delay   | <b>F</b> i o | 1.8                   | 13.0       | 2.6                   | 13.0       | 1.2                  | 13.0       | -    |
| t <sub>PLHVCC-VL</sub>      | (Driving I/O V <sub>CC</sub> , $V_{CC}$ to V <sub>L</sub> )       | Figure 3     | 44.0                  | 225        | 37.0                  | 180        | 27.0                 | 144        | nS   |
| t <sub>EN</sub>             | Enable Time   | Figure 7     |                       | 50         |                       | 40         |                      | 35         | nS   |
| t <sub>DIS</sub>            | Disable Time  | Figure 7     |                       | 265        |                       | 230        |                      | 215        | nS   |
| <b>t</b> PPSKEW             | Part-to-Part Skew   |              |                       | 0.7        |                       | 0.7        |                      | 0.7        | nS   |
| MDR                         | Maximum Data Rate   |              | 2                     |            | 2                     |            | 2                    |            | Mbps |
| V <sub>L</sub> = 3.0 to 3.0 | 6 V   | •<br>•       |                       |            |                       |            |                      |            |      |
| t <sub>RVL</sub>            | I/O V <sub>L</sub> Rise Time                                      | Figure 8     |                       |            | 25.0                  | 400        | 19.0                 | 278        | nS   |
| t <sub>RVCC</sub>           | I/O V <sub>CC</sub> Rise Time                                     | Figure 8     |                       |            | 26.0                  | 375        | 14.0                 | 247        | nS   |
| t <sub>FVL</sub>            | I/O V <sub>L</sub> Fall Time                                      | Figure 8     |                       |            | 2.8                   | 6.1        | 2.6                  | 5.7        | nS   |
| t <sub>FVCC</sub>           | I/O V <sub>CC</sub> Fall Time                                     | Figure 8     |                       |            | 2.6                   | 7.6        | 3.1                  | 8.3        | nS   |
| t <sub>PHLVL-VCC</sub>      | Propagation Delay   | Figure 0     |                       |            | 1.3                   | 10.0       | 1.4                  | 8.0        | -0   |
| t <sub>PLHVL-VCC</sub>      | (Driving I/O $V_L$ , $V_L$ to $V_{CC}$ )                          | Figure 2     |                       |            | 36.0                  | 255        | 28.0                 | 243        | nS   |
| t <sub>PHLVCC-VL</sub>      | Propagation Delay   | Figure C     |                       |            | 1.0                   | 124        | 1.0                  | 97.0       |      |
| t <sub>PLHVCC-VL</sub>      | (Driving I/O V <sub>CC</sub> , $V_{CC}$ to V <sub>L</sub> )       | Figure 3     |                       |            | 3.0                   | 185        | 3.0                  | 136        | nS   |
| t <sub>EN</sub>             | Enable Time   | Figure 7     |                       |            |                       | 40         | 1                    | 35         | nS   |
| t <sub>DIS</sub>            | Disable Time  | Figure 7     |                       |            |                       | 250        | 1                    | 205        | nS   |
| t <sub>PPSKEW</sub>         | Part-to-Part Skew   |              |                       |            |                       | 0.7        |                      | 0.7        | nS   |
| MDR                         | Maximum Data Rate   |              |                       |            | 2                     |            | 2                    |            | Mbps |

## **TEST SETUPS**






Figure 3. Rail-to-Rail Driving I/O V<sub>CC</sub>




Figure 4. Open–Drain Driving I/O  $V_L$ 

Figure 5. Open–Drain Driving I/O  $V_{CC}$ 





Figure 6. Definition of Timing Specification Parameters



| Test                                | Switch |
|-------------------------------------|--------|
| t <sub>PZH</sub> , t <sub>PHZ</sub> | Open   |
| t <sub>PZL</sub> , t <sub>PLZ</sub> | 2 x V* |

 $C_L$  = 15 pF or equivalent (Includes jig and probe capacitance)  $R_L$  =  $R_1$  = 50 k $\Omega$  or equivalent

 $R_T = Z_{OUT}$  of pulse generator (typically 50  $\Omega$ )  $Y^* = V_L$  or  $V_{CC}$  for I/O\_VL or I/O\_VCC measurements, respectively.






Figure 8. Timing Definitions for Propagation Delays and Enable/Disable Measurement

### **APPLICATIONS INFORMATION**

### Level Translator Architecture

The NLSX0102 auto sense translator provides bi-directional voltage level shifting to transfer data in multiple supply voltage systems. This device has two supply voltages,  $V_L$  and  $V_{CC}$ , which set the logic levels on the input and output sides of the translator. When used to transfer data from the  $V_L$  to the  $V_{CC}$  ports, input signals referenced to the  $V_L$  supply are translated to output signals with a logic level matched to  $V_{CC}$ . In a similar manner, the  $V_{CC}$  to  $V_L$ translation shifts input signals with a logic level compatible to  $V_{CC}$  to an output signal matched to  $V_L$ .

The NLSX0102 consists of two bi-directional channels that independently determine the direction of the data flow without requiring a directional pin. The one-shot circuits are used to detect the rising or falling input signals. In addition, the one shots decrease the rise and fall time of the output signal for high-to-low and low-to-high transitions. Each input/output channel has an internal 10 k $\Omega$  pull-up. The magnitude of the pull-up resistors can be reduced by connecting external resistors in parallel to the internal 10 k $\Omega$  resistors.

### **Input Driver Requirements**

The rise  $(t_R)$  and fall  $(t_F)$  timing parameters of the open drain outputs depend on the magnitude of the pull-up resistors. In addition, the propagation times  $(t_{PD})$ , skew  $(t_{PSKEW})$  and maximum data rate depend on the impedance of the device that is connected to the translator. The timing parameters listed in the data sheet assume that the output impedance of the drivers connected to the translator is less than 50 k $\Omega$ .

### Enable Input (EN)

The NLSX0102 has an Enable pin (EN) that provides tri-state operation at the I/O pins. Driving the Enable pin to a low logic level minimizes the power consumption of the device and drives the I/O  $V_{CC}$  and I/O  $V_L$  pins to a high impedance state. Normal translation operation occurs when the EN pin is equal to a logic high signal. The EN pin is referenced to the  $V_L$  supply and has Overvoltage Tolerant (OVT) protection.

### Power Supply Guidelines

During normal operation, supply voltage  $V_L$  can be greater than, less than or equal to  $V_{CC}$ . The sequencing of the power supplies will not damage the device during the power up operation. For optimal performance, 0.01  $\mu$ F to 0.1  $\mu$ F decoupling capacitors should be used on the  $V_L$  and  $V_{CC}$  power supply pins. Ceramic capacitors are a good design choice to filter and bypass any noise signals on the voltage lines to the ground plane of the PCB. The noise immunity will be maximized by placing the capacitors as close as possible to the supply and ground pins, along with minimizing the PCB connection traces.

### ORDERING INFORMATION


| Device        | Package                  | Shipping <sup>†</sup> |
|---------------|--------------------------|-----------------------|
| NLSX0102FCT1G | Flip–Chip 8<br>(Pb–Free) | 3000 / Tape & Reel    |
| NLSX0102FCT2G | Flip–Chip 8<br>(Pb–Free) | 3000 / Tape & Reel    |


†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.


### PACKAGE DIMENSIONS


### 8 PIN FLIP-CHIP, 0.9x1.9, 0.5P CASE 499BF-01

ISSUE O










### NOTES:

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.

 CONTROLLING DIMENSION: MILLIMETERS.
COPLANARITY APPLIES TO SPHERICAL CROWNS OF SOLDER BALLS.

|     | MILLIMETERS |          |  |
|-----|-------------|----------|--|
| DIM | MIN         | MAX      |  |
| Α   | 0.44        | 0.50     |  |
| A1  | 0.15        | 0.19     |  |
| b   | 0.21        | 0.25     |  |
| D   | 0.90        | 0.90 BSC |  |
| E   | 1.90        | 1.90 BSC |  |
| е   | 0.50 BSC    |          |  |

### SOLDERING FOOTPRINT\*



\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and use registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death agsociated with such unintended or unauthorized use patent solut. Cwas negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunit//Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

### PUBLICATION ORDERING INFORMATION

### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81–3–5817–1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

# **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

ON Semiconductor: NLSX0102FCT1G