## DSP56362 <br> 24-Bit Audio Digital Signal Processor

## 1 Overview

Freescale Semiconductor, Inc. designed the DSP56362
to support digital audio applications requiring digital audio compression and decompression, sound field processing, acoustic equalization, and other digital audio algorithms. The DSP56362 uses the high performance, single-clock-per-cycle DSP56300 core family of programmable CMOS digital signal processors (DSPs) combined with the audio signal processing capability of the Freescale Symphony ${ }^{\text {TM }}$ DSP family, as shown in Figure 1-1. This design provides a two-fold performance increase over Freescale's popular Symphony family of DSPs while retaining code compatibility. Significant architectural enhancements include a barrel shifter, 24-bit addressing, instruction cache, and direct memory access (DMA). The DSP56362 offers 100 million instructions per second (MIPS) using an internal 100 MHz clock at 3.3 V .

## Contents


2 Signal/Connection Descriptions. . . . . . . . . 2-1
3 Specifications. . . . . . . . . . . . . . . . . . . . . . . . 3-1
4 Packaging. . . . . . . . . . . . . . . . . . . . . . . . . . . 4-1
5 Design Considerations .................. . 5-1
6 Ordering Information . . . . . . . . . . . . . . . . . . 6-1
A Power Consumption Benchmark . . . . . . . . A-1
B IBIS Model. . . . . . . . . . . . . . . . . . . . . . . . . . . B-1

## Data Sheet Conventions

This data sheet uses the following conventions:

| $\overline{\text { OVERBAR }}$ | Used to indicate a signal that is active when pulled low (For example, the $\overline{\text { RESET }}$ pin is active when low.) |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| "asserted" | Means that a high true (active high) signal is high or that a low true (active low) signal is low |  |  |  |
| "deasserted" | Means that a high true (active high) signal is low or that a low true (active low) signal is high |  |  |  |
| Examples: | Signal/Symbol | Logic State | Signal State | Voltage* |
|  | $\overline{\mathrm{PIN}}$ | True | Asserted | $\mathrm{V}_{\mathrm{IL}} / \mathrm{V}_{\mathrm{OL}}$ |
|  | $\overline{\mathrm{PIN}}$ | False | Deasserted | $\mathrm{V}_{\mathrm{IH}} / \mathrm{V}_{\mathrm{OH}}$ |
|  | PIN | True | Asserted | $\mathrm{V}_{\mathrm{IH}} / \mathrm{V}_{\mathrm{OH}}$ |
|  | PIN | False | Deasserted | $\mathrm{V}_{\text {IL }} / \mathrm{V}_{\mathrm{OL}}$ |

Note: *Values for $\mathrm{V}_{\mathrm{IL}}, \mathrm{V}_{\mathrm{OL}}, \mathrm{V}_{\mathrm{IH}}$, and $\mathrm{V}_{\mathrm{OH}}$ are defined by individual product specifications.


Figure 1-1 DSP56362 Block Diagram

DSP56362 Technical Data, Rev. 4

### 1.1 Features

- Multimode, multichannel decoder software functionality
- Dolby Digital and Pro Logic
- MPEG2 5.1
- DTS
- Bass management
- Digital audio post-processing capabilities
- 3D Virtual surround sound
- Lucasfilm THX5.1
- Soundfield processing
- Equalization
- Digital Signal Processing Core
- 100 MIPS with a 100 MHz clock at $3.3 \mathrm{~V}+/-5 \%$
- Object code compatible with the DSP56000 core
- Highly parallel instruction set
- Data arithmetic logic unit (ALU)
- Fully pipelined $24 \times 24$-bit parallel multiplier-accumulator (MAC)
- 56-bit parallel barrel shifter (fast shift and normalization; bit stream generation and parsing)
- Conditional ALU instructions
- 24-bit or 16-bit arithmetic support under software control
- Program control unit (PCU)
- Position independent code (PIC) support
- Addressing modes optimized for DSP applications (including immediate offsets)
- On-chip instruction cache controller
- On-chip memory-expandable hardware stack
- Nested hardware DO loops
- Fast auto-return interrupts
- Direct memory access (DMA)
- Six DMA channels supporting internal and external accesses
- One-, two-, and three- dimensional transfers (including circular buffering)
- End-of-block-transfer interrupts
- Triggering from interrupt lines and all peripherals
- Phase-locked loop (PLL)
- Software programmable PLL-based frequency synthesizer for the core clock
- Allows change of low-power divide factor (DF) without loss of lock
- Output clock with skew elimination
- Hardware debugging support


## Overview

- On-Chip Emulation (OnCE‘) module
- Joint Action Test Group (JTAG) test access port (TAP)
- Address trace mode reflects internal program RAM accesses at the external port
- On-Chip Memories
- Modified Harvard architecture allows simultaneous access to program and data memories
- $30720 \times 24$-bit on-chip program ROM $^{1}$ (disabled in 16-bit compatibility mode)
- $6144 \times 24$-bit on-chip X-data ROM $^{1}$
- $6144 \times 24$-bit on-chip Y-data ROM $^{1}$
- Program RAM, instruction cache, X data RAM, and Y data RAM sizes are programmable

| Instruction <br> Cache | Switch <br> Mode | Program RAM <br> Size | Instruction <br> Cache Size | X Data RAM Size | Y Data RAM Size |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Disabled | Disabled | $3072 \times 24$-bit | 0 | $5632 \times 24$-bit | $5632 \times 24$-bit |
| Enabled | Disabled | $2048 \times 24$-bit | $1024 \times 24$-bit | $5632 \times 24$-bit | $5632 \times 24$-bit |
| Disabled | Enabled | $5120 \times 24$-bit | 0 | $5632 \times 24$-bit | $3584 \times 24$-bit |
| Enabled | Enabled | $4096 \times 24$-bit | $1024 \times 24$-bit | $5632 \times 24$-bit | $3584 \times 24$-bit |

- $192 \times 24$-bit bootstrap ROM (disabled in sixteen-bit compatibility mode)
- Off-Chip Memory Expansion
- Data memory expansion to 256K x 24-bit word memory for P, X, and Y memory using SRAM.
- Data memory expansion to $16 \mathrm{M} \times 24$-bit word memory for $\mathrm{P}, \mathrm{X}$, and Y memory using DRAM.
- External memory expansion port( twenty-four data pins for high speed external memory access allowing for a large number of external accesses per sample)
- Chip select logic for glueless interface to SRAMs
- On-chip DRAM controller for glueless interface to DRAMs
- Peripheral and Support Circuits
- Enhanced serial audio interface (ESAI) includes:
- Six serial data lines, 4 selectable as receive or transmit and 2 transmit only.
- Master or slave capability
- I2S, Sony, AC97, and other audio protocol implementations
- Serial host interface (SHI) features:
- SPI protocol with multi-master capability
- $\mathrm{I}^{2} \mathrm{C}$ protocol with single-master capability
- Ten-word receive FIFO
- Support for 8-, 16-, and 24-bit words.
- Byte-wide parallel host interface (HDI08) with DMA support
- DAX features one serial transmitter capable of supporting S/PDIF, IEC958, IEC1937, CP-340, and AES/EBU digital audio formats; alternate configuration supports up to two GPIO lines


DSP56362 Technical Data, Rev. 4

- Triple timer module with single external interface or GPIO line
- On-chip peripheral registers are memory mapped in data memory space
- Reduced Power Dissipation
- Very low-power (3.3 V) CMOS design
- Wait and stop low-power standby modes
- Fully-static logic, operation frequency down to 0 Hz (dc)
- Optimized power management circuitry (instruction-dependent, peripheral-dependent, and mode-dependent)


### 1.2 Package

- 144-pin plastic thin quad flat pack (LQFP) surface-mount package


### 1.3 Documentation

Table 1-1 lists the documents that provide a complete description of the DSP56362 and are required to design properly with the part. Documentation is available from a local Freescale distributor, a Freescale semiconductor sales office, a Freescale Literature Distribution Center, or through the Freescale DSP home page on the Internet (the source for the latest information).

Table 1-1 DSP56362 Documentation

| Document Name | Description | Order Number |
| :--- | :--- | :---: |
| DSP56300 Family Manual | Detailed description of the 56000-family architecture <br> and the 24-bit core processor and instruction set | DSP56300FM |
| DSP56362 User's Manual | Detailed description of memory, peripherals, and <br> interfaces | DSP56362UM |
| DSP56362 Product Brief | Brief description of the chip | DSP56362P |
| DSP56362 Data Sheet <br> (this document) | Electrical and timing specifications; pin and package <br> descriptions | DSP56362 |

## NOTES

## 2 Signal/Connection Descriptions

### 2.1 Signal Groupings

The input and output signals of the DSP56362 are organized into functional groups, which are listed in Table 2-1 and illustrated in Figure 2-1.

The DSP56362 is operated from a 3.3 V supply; however, some of the inputs can tolerate 5 V . A special notice for this feature is added to the signal descriptions of those inputs.

Table 2-1 DSP56362 Functional Signal Groupings

| Functional Group |  | Number of Signals | Detailed Description |
| :---: | :---: | :---: | :---: |
| Power ( $\mathrm{V}_{\mathrm{CC}}$ ) |  | 20 | Table 2-2 |
| Ground (GND) |  | 19 | Table 2-3 |
| Clock and PLL |  | 4 | Table 2-4 |
| Address bus | Port $\mathrm{A}^{1}$ | 18 | Table 2-5 |
| Data bus |  | 24 | Table 2-6 |
| Bus control |  | 11 | Table 2-7 |
| Interrupt and mode control |  | 5 | Table 2-8 |
| HDI08 | Port B ${ }^{2}$ | 16 | Table 2-9 |
| SHI |  | 5 | Table 2-10 |
| ESAI | Port $\mathrm{C}^{3}$ | 12 | Table 2-11 |
| Digital audio transmitter (DAX) | Port $\mathrm{D}^{4}$ | 2 | Table 2-12 |
| Timer |  | 1 | Table 2-13 |
| JTAG/OnCE Port |  | 6 | Table 2-14 |

1 Port A is the external memory interface port, including the external address bus, data bus, and control signals.
2 Port B signals are the GPIO port signals which are multiplexed with the HDI08 signals.
3 Port C signals are the GPIO port signals which are multiplexed with the ESAI signals.
4 Port D signals are the GPIO port signals which are multiplexed with the DAX signals.

## Signal Groupings



Notes: 1. The HDI08 port supports a nonmultiplexed or a multiplexed bus, single or double data strobe (DS), and single or double host request (HR) configurations. Since each of these modes is configured independently, any combination of these modes is possible. These HDIO8 signals can also be configured alternately as GPIO signals (PB0-PB15). Signals with dual designations (e.g., $\mathrm{HAS} / \mathrm{HAS}$ ) have configurable polarity.
2. The ESAI signals are multiplexed with the port C GPIO signals (PC0-PC11). The DAX signals are multiplexed with the Port D GPIO signals (PDO-PD1). The timer 0 signal can be configured alternately as the timer GPIO signal (TIOO).

Figure 2-1 Signals Identified by Functional Group

### 2.2 Power

Table 2-2 Power Inputs

| Power Name | Description |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{CCP}}$ | PLL Power- $\mathrm{V}_{\mathrm{CCP}}$ is $\mathrm{V}_{\mathrm{CC}}$ dedicated for PLL use. The voltage should be well-regulated and the input should be provided with an extremely low impedance path to the $\mathrm{V}_{\mathrm{CC}}$ power rail. There is one $V_{C C P}$ input. |
| $\mathrm{V}_{\text {CCQL }}$ (4) | Quiet Core (Low) Power- $\mathrm{V}_{\text {CCQL }}$ is an isolated power for the core processing logic. This input must be tied externally to all other chip power inputs. The user must provide adequate external decoupling capacitors. There are four $\mathrm{V}_{\mathrm{CCQ}}$ inputs. |
| $\mathrm{V}_{\mathrm{CCOH}}$ (3) | Quiet External (High) Power- $\mathrm{V}_{\mathrm{CCQH}}$ is a quiet power source for I/O lines. This input must be tied externally to all other chip power inputs. The user must provide adequate decoupling capacitors. There are three $\mathrm{V}_{\mathrm{CCQH}}$ inputs. |
| $\mathrm{V}_{\mathrm{CCA}}(3)$ | Address Bus Power- $\mathrm{V}_{\mathrm{CCA}}$ is an isolated power for sections of the address bus I/O drivers. This input must be tied externally to all other chip power inputs. The user must provide adequate external decoupling capacitors. There are three $\mathrm{V}_{\mathrm{CCA}}$ inputs. |
| $\mathrm{V}_{\text {CCD }}$ (4) | Data Bus Power- $\mathrm{V}_{\mathrm{CCD}}$ is an isolated power for sections of the data bus I/O drivers. This input must be tied externally to all other chip power inputs. The user must provide adequate external decoupling capacitors. There are four $\mathrm{V}_{\mathrm{CCD}}$ inputs. |
| $\mathrm{V}_{\text {CCC }}(2)$ | Bus Control Power- $\mathrm{V}_{\mathrm{CCC}}$ is an isolated power for the bus control I/O drivers. This input must be tied externally to all other chip power inputs. The user must provide adequate external decoupling capacitors. There are two $\mathrm{V}_{\mathrm{CCC}}$ inputs. |
| $\mathrm{V}_{\mathrm{CCH}}$ | Host Power- $\mathrm{V}_{\mathrm{CCH}}$ is an isolated power for the HDI08 I/O drivers. This input must be tied externally to all other chip power inputs. The user must provide adequate external decoupling capacitors. There is one $\mathrm{V}_{\mathrm{CCH}}$ input. |
| $\mathrm{V}_{\text {ccs }}(2)$ | SHI, ESAI, DAX, and Timer Power- $\mathrm{V}_{\mathrm{CCS}}$ is an isolated power for the SHI, ESAI, DAX, and Timer I/O drivers. This input must be tied externally to all other chip power inputs. The user must provide adequate external decoupling capacitors. There are two $\mathrm{V}_{\mathrm{CCS}}$ inputs. |

## Ground

### 2.3 Ground

Table 2-3 Grounds

| Ground Name | Description |
| :---: | :---: |
| $\mathrm{GND}_{\mathrm{P}}$ | PLL Ground-GND ${ }_{P}$ is a ground dedicated for PLL use. The connection should be provided with an extremely low-impedance path to ground. $\mathrm{V}_{\mathrm{CCP}}$ should be bypassed to $\mathrm{GND}_{\mathrm{P}}$ by a $0.47 \mu \mathrm{~F}$ capacitor located as close as possible to the chip package. There is one $G_{N D}$ connection. |
| $\mathrm{GND}_{\mathrm{P} 1}$ | PLL Ground 1-GND $\mathrm{P}_{1}$ is a ground dedicated for PLL use. The connection should be provided with an extremely low-impedance path to ground. There is one $G_{N D} \mathrm{P}_{1}$ connection. |
| $\mathrm{GND}_{\mathrm{Q}}$ (4) | Quiet Ground- $\mathrm{GND}_{\mathrm{Q}}$ is an isolated ground for the internal processing logic. This connection must be tied externally to all other chip ground connections. The user must provide adequate external decoupling capacitors. There are four $\mathrm{GND}_{\mathrm{Q}}$ connections. |
| $\mathrm{GND}_{\text {A (4) }}$ | Address Bus Ground- $\mathrm{GND}_{\mathrm{A}}$ is an isolated ground for sections of the address bus I/O drivers. This connection must be tied externally to all other chip ground connections. The user must provide adequate external decoupling capacitors. There are four $\mathrm{GND}_{\mathrm{A}}$ connections. |
| $\mathrm{GND}_{\mathrm{D}}$ (4) | Data Bus Ground-GND is an isolated ground for sections of the data bus I/O drivers. This connection must be tied externally to all other chip ground connections. The user must provide adequate external decoupling capacitors. There are four $G N D_{D}$ connections. |
| $\mathrm{GND}_{\mathrm{C}}$ (2) | Bus Control Ground- $\mathrm{GND}_{\mathrm{C}}$ is an isolated ground for the bus control I/O drivers. This connection must be tied externally to all other chip ground connections. The user must provide adequate external decoupling capacitors. There are two $\mathrm{GND}_{\mathrm{C}}$ connections. |
| $\mathrm{GND}_{\mathrm{H}}$ | Host Ground- $\mathrm{GND}_{H}$ is an isolated ground for the HDI08 I/O drivers. This connection must be tied externally to all other chip ground connections. The user must provide adequate external decoupling capacitors. There is one $\mathrm{GND}_{\mathrm{H}}$ connection. |
| $\mathrm{GND}_{\mathrm{S}}(2)$ | SHI, ESAI, DAX, and Timer Ground-GND is an isolated ground for the SHI, ESAI, DAX, and Timer I/O drivers. This connection must be tied externally to all other chip ground connections. The user must provide adequate external decoupling capacitors. There are two GND connections. |

### 2.4 Clock and PLL

Table 2-4 Clock and PLL Signals

| Signal Name | Type | State during Reset | Signal Description |
| :---: | :---: | :---: | :--- |
| EXTAL | Input | Input | External Clock Input-An external clock source must be connected to EXTAL <br> in order to supply the clock to the internal clock generator and PLL. <br> This input cannot tolerate 5V. |
| CLKOUT | Output | Chip-Driven | Clock Output-CLKOUT provides an output clock synchronized to the internal <br> core clock phase. <br> If the PLL is enabled and both the multiplication and division factors equal one, <br> then CLKOUT is also synchronized to EXTAL. <br> If the PLL is disabled, the CLKOUT frequency is half the frequency of EXTAL. <br> CLKOUT is not functional at frequencies of 100 MHz and above. |

DSP56362 Technical Data, Rev. 4

Table 2-4 Clock and PLL Signals (continued)

| Signal Name | Type | State during Reset | Signal Description |
| :---: | :---: | :---: | :---: |
| PCAP | Input | Input | PLL Capacitor-PCAP is an input connecting an off-chip capacitor to the PLL filter. Connect one capacitor terminal to PCAP and the other terminal to $\mathrm{V}_{\mathrm{CCP}}$ If the PLL is not used, PCAP may be tied to $V_{C C}$, GND, or left floating. |
| PINIT/\MMI | Input | Input | PLL Initial/Non maskable Interrupt—During assertion of RESET, the value of PINIT/ $/ \overline{\mathrm{NMI}}$ is written into the PLL Enable (PEN) bit of the PLL control register, determining whether the PLL is enabled or disabled. After RESET deassertion and during normal instruction processing, the PINIT/NMI Schmitt-trigger input is a negative-edge-triggered non maskable interrupt (NMI) request internally synchronized to CLKOUT. <br> PINIT/NMI cannot tolerate 5 V . |

### 2.5 External Memory Expansion Port (Port A)

When the DSP56362 enters a low-power standby mode (stop or wait), it releases bus mastership and tri-states the relevant port A signals: A0-A17, D0-D23, AA0 $/ \overline{\operatorname{RAS} 0}-\mathrm{AA} 3 / \overline{\mathrm{RAS} 3}, \overline{\mathrm{RD}}, \overline{\mathrm{WR}}, \overline{\mathrm{BB}}, \overline{\mathrm{CAS}}$.

### 2.5.1 External Address Bus

Table 2-5 External Address Bus Signals

| Signal Name | Type | State during Reset | Signal Description |
| :---: | :---: | :---: | :--- |
| A0-A17 | Output | Tri-Stated | Address Bus-When the DSP is the bus master, A0-A17 are <br> active-high outputs that specify the address for external program and <br> data memory accesses. Otherwise, the signals are tri-stated. To <br> minimize power dissipation, A0-A17 do not change state when <br> external memory spaces are not being accessed. |

### 2.5.2 External Data Bus

Table 2-6 External Data Bus Signals

| Signal Name | Type | State during Reset | Signal Description |
| :---: | :---: | :---: | :--- |
| D0-D23 | Input/Output | Tri-Stated | Data Bus-When the DSP is the bus master, D0-D23 are active-high, <br> bidirectional input/outputs that provide the bidirectional data bus for <br> external program and data memory accesses. Otherwise, D0-D23 are <br> tri-stated. |

## External Memory Expansion Port (Port A)

### 2.5.3 External Bus Control

Table 2-7 External Bus Control Signals

| Signal Name | Type | State during Reset | Signal Description |
| :---: | :---: | :---: | :---: |
| $\begin{gathered} \mathrm{AAO}-\mathrm{AA} 3 / \overline{\mathrm{RA}} \\ \overline{\mathrm{SO}}-\overline{\mathrm{RAS}} \end{gathered}$ | Output | Tri-Stated | Address Attribute or Row Address Strobe-When defined as AA, these signals can be used as chip selects or additional address lines. When defined as $\overline{R A S}$, these signals can be used as $\overline{\text { RAS }}$ for DRAM interface. These signals are can be tri-stated outputs with programmable polarity. |
| $\overline{\text { CAS }}$ | Output | Tri-Stated | Column Address Strobe-When the DSP is the bus master, $\overline{\text { CAS }}$ is an active-low output used by DRAM to strobe the column address. Otherwise, if the bus mastership enable (BME) bit in the DRAM control register is cleared, the signal is tri-stated. |
| $\overline{\mathrm{RD}}$ | Output | Tri-Stated | Read Enable-When the DSP is the bus master, $\overline{\mathrm{RD}}$ is an active-low output that is asserted to read external memory on the data bus (D0-D23). Otherwise, $\overline{\mathrm{RD}}$ is tri-stated. |
| $\overline{\mathrm{WR}}$ | Output | Tri-Stated | Write Enable-When the DSP is the bus master, $\overline{\mathrm{WR}}$ is an active-low output that is asserted to write external memory on the data bus (D0-D23). Otherwise, the signals are tri-stated. |
| $\overline{\mathrm{TA}}$ | Input | Ignored Input | Transfer Acknowledge-If the DSP56362 is the bus master and there is no external bus activity, or the DSP56362 is not the bus master, the TA input is ignored. The TA input is a data transfer acknowledge (DTACK) function that can extend an external bus cycle indefinitely. Any number of wait states ( 1,2 . . .infinity) may be added to the wait states inserted by the BCR by keeping TA deasserted. In typical operation, $\overline{\text { TA }}$ is deasserted at the start of a bus cycle, is asserted to enable completion of the bus cycle, and is deasserted before the next bus cycle. The current bus cycle completes one clock period after $\overline{T A}$ is asserted synchronous to CLKOUT. The number of wait states is determined by the $\overline{\mathrm{TA}}$ input or by the bus control register (BCR), whichever is longer. The BCR can be used to set the minimum number of wait states in external bus cycles. <br> In order to use the $\overline{T A}$ functionality, the BCR must be programmed to at least one wait state. A zero wait state access cannot be extended by TA deassertion, otherwise improper operation may result. TA can operate synchronously or asynchronously, depending on the setting of the TAS bit in the operating mode register (OMR). <br> $\overline{T A}$ functionality may not be used while performing DRAM type accesses, otherwise improper operation may result. |

Table 2-7 External Bus Control Signals (continued)

| Signal Name | Type | State during Reset | Signal Description |
| :---: | :---: | :---: | :---: |
| $\overline{\mathrm{BR}}$ | Output | Output (deasserted) | Bus Request- $\overline{\mathrm{BR}}$ is an active-low output, never tri-stated. $\overline{\mathrm{BR}}$ is asserted when the DSP requests bus mastership. $\overline{\mathrm{BR}}$ is deasserted when the DSP no longer needs the bus. $\overline{\mathrm{BR}}$ may be asserted or deasserted independent of whether the DSP56362 is a bus master or a bus slave. Bus "parking" allows $\overline{\mathrm{BR}}$ to be deasserted even though the DSP56362 is the bus master. (See the description of bus "parking" in the $\overline{\mathrm{BB}}$ signal description.) The bus request hold (BRH) bit in the $B C R$ allows $\overline{B R}$ to be asserted under software control even though the DSP does not need the bus. $\overline{\mathrm{BR}}$ is typically sent to an external bus arbitrator that controls the priority, parking, and tenure of each master on the same external bus. $\overline{B R}$ is only affected by DSP requests for the external bus, never for the internal bus. During hardware reset, $\overline{B R}$ is deasserted and the arbitration is reset to the bus slave state. |
| $\overline{\mathrm{BG}}$ | Input | Ignored Input | Bus Grant- $\overline{\mathrm{BG}}$ is an active-low input. $\overline{\mathrm{BG}}$ is asserted by an external bus arbitration circuit when the DSP56362 becomes the next bus master. When $\overline{\mathrm{BG}}$ is asserted, the DSP56362 must wait until $\overline{\mathrm{BB}}$ is deasserted before taking bus mastership. When $\overline{\mathrm{BG}}$ is deasserted, bus mastership is typically given up at the end of the current bus cycle. This may occur in the middle of an instruction that requires more than one external bus cycle for execution. <br> The default mode of operation of this signal requires a setup and hold time referred to CLKOUT. But CLKOUT operation is not guaranteed from 100 MHz and up, so the asynchronous bus arbitration must be used for clock frequencies 100 MHz and above. The asynchronous bus arbitration is enabled by setting the ABE bit in the OMR register. |
| $\overline{\mathrm{BB}}$ | Input/ Output | Input | Bus Busy- $\overline{\mathrm{BB}}$ is a bidirectional active-low input/output. $\overline{\mathrm{BB}}$ indicates that the bus is active. Only after $\overline{\mathrm{BB}}$ is deasserted can the pending bus master become the bus master (and then assert the signal again). The bus master may keep $\overline{\mathrm{BB}}$ asserted after ceasing bus activity regardless of whether $\overline{\mathrm{BR}}$ is asserted or deasserted. This is called "bus parking" and allows the current bus master to reuse the bus without rearbitration until another device requires the bus. The deassertion of $\overline{\mathrm{BB}}$ is done by an "active pull-up" method (i.e., $\overline{\mathrm{BB}}$ is driven high and then released and held high by an external pull-up resistor). <br> The default mode of operation of this signal requires a setup and hold time referred to CLKOUT. But CLKOUT operation is not guaranteed from 100 MHz and up, so the asynchronous bus arbitration must be used for clock frequencies 100 MHz and above. The asynchronous bus arbitration is enabled by setting the ABE bit in the OMR register. <br> $\overline{\mathrm{BB}}$ requires an external pull-up resistor. |

### 2.6 Interrupt and Mode Control

The interrupt and mode control signals select the chip's operating mode as it comes out of hardware reset. After $\overline{\mathrm{RESET}}$ is deasserted, these inputs are hardware interrupt request lines.

Table 2-8 Interrupt and Mode Control

| Signal Name | Type | State during Reset | Signal Description |
| :---: | :---: | :---: | :---: |
| MODA/IRQA | Input | Input | Mode Select A/External Interrupt Request A—MODA//ㅈRA is an active-low Schmitt-trigger input, internally synchronized to the DSP clock. MODA $/ \overline{I R Q A}$ selects the initial chip operating mode during hardware reset and becomes a level-sensitive or negative-edge-triggered, maskable interrupt request input during normal instruction processing. MODA, MODB, MODC, and MODD select one of 16 initial chip operating modes, latched into the OMR when the $\overline{\text { RESET signal is deasserted. If IRQA }} \overline{\text { is }}$ asserted synchronous to CLKOUT, multiple processors can be resynchronized using the WAIT instruction and asserting $\overline{\mathrm{RQA}}$ to exit the wait state. If the processor is in the stop standby state and the MODA/IRQA pin is pulled to GND, the processor will exit the stop state. This input is 5 V tolerant. |
| MODB//\RQB | Input | Input | Mode Select B/External Interrupt Request B-MODB//̄RQB is an active-low Schmitt-trigger input, internally synchronized to the DSP clock. MODB/IRQB selects the initial chip operating mode during hardware reset and becomes a level-sensitive or negative-edge-triggered, maskable interrupt request input during normal instruction processing. MODA, MODB, MODC, and MODD select one of 16 initial chip operating modes, latched into OMR when the $\overline{\text { RESET }}$ signal is deasserted. If $\overline{\mathrm{IRQB}}$ is asserted synchronous to CLKOUT, multiple processors can be re-synchronized using the WAIT instruction and asserting $\overline{\mathrm{RQB}}$ to exit the wait state. <br> This input is 5 V tolerant. |
| MODC/IRQC | Input | Input | Mode Select C/External Interrupt Request C-MODC/IRQC is an active-low Schmitt-trigger input, internally synchronized to the DSP clock. MODC/IRQC selects the initial chip operating mode during hardware reset and becomes a level-sensitive or negative-edge-triggered, maskable interrupt request input during normal instruction processing. MODA, MODB, MODC, and MODD select one of 16 initial chip operating modes, latched into OMR when the $\overline{\text { RESET }}$ signal is deasserted. If $\overline{\mathrm{IRQC}}$ is asserted synchronous to CLKOUT, multiple processors can be resynchronized using the WAIT instruction and asserting $\overline{\mathrm{RQC}}$ to exit the wait state. <br> This input is 5 V tolerant. |

Table 2-8 Interrupt and Mode Control (continued)

| Signal Name | Type | State during Reset | Signal Description |
| :---: | :---: | :---: | :--- |$|$| MODD/IRQD |
| :--- |
| Input |

### 2.7 Host Interface (HDIO8)

The HDI08 provides a fast, 8 -bit, parallel data port that may be connected directly to the host bus. The HDI08 supports a variety of standard buses and can be directly connected to a number of industry standard microcomputers, microprocessors, DSPs, and DMA hardware.

### 2.7.1 Host Port Configuration

Signal functions associated with the HDI08 vary according to the interface operating mode as determined by the HDI08 port control register (HPCR). See 6.5.6 Host Port Control Register (HPCR) on page Section 6-13 for detailed descriptions of this register and (See Host Interface (HDI08) on page Section 6-1.) for descriptions of the other HDI08 configuration registers.

## Host Interface (HDI08)

Table 2-9 Host Interface

| Signal Name | Type | State during Reset | Signal Description |
| :---: | :---: | :---: | :---: |
| $\mathrm{H} 0-\mathrm{H} 7$ HAD0-HAD7 PB0-PB7 | Input/Output <br> Input/Output <br> Input, Output, or Disconnected | GPIO Disconnected | Host Data-When the HDI08 is programmed to interface a nonmultiplexed host bus and the HI function is selected, these signals are lines $0-7$ of the bidirectional, tri-state data bus. <br> Host Address-When HDI08 is programmed to interface a multiplexed host bus and the HI function is selected, these signals are lines $0-7$ of the address/data bidirectional, multiplexed, tri-state bus. <br> Port B 0-7-When the HDI08 is configured as GPIO, these signals are individually programmable as input, output, or internally disconnected. <br> The default state after reset for these signals is GPIO disconnected. <br> This input is 5 V tolerant. |
| HAO <br> $\overline{\mathrm{HAS}} / \mathrm{HAS}$ <br> PB8 | Input <br> Input <br> Input, output, or disconnected | GPIO Disconnected | Host Address Input 0-When the HDI08 is programmed to interface a nonmultiplexed host bus and the HI function is selected, this signal is line 0 of the host address input bus. <br> Host Address Strobe-When HDI08 is programmed to interface a multiplexed host bus and the HI function is selected, this signal is the host address strobe (HAS) Schmitt-trigger input. The polarity of the address strobe is programmable, but is configured active-low (HAS) following reset. <br> Port B 8-When the HDI08 is configured as GPIO, this signal is individually programmed as input, output, or internally disconnected. <br> The default state after reset for this signal is GPIO disconnected. This input is 5 V tolerant. |
| HA1 <br> HA8 <br> PB9 | Input <br> Input <br> Input, Output, or Disconnected | GPIO Disconnected | Host Address Input 1-When the HDI08 is programmed to interface a nonmultiplexed host bus and the HI function is selected, this signal is line 1 of the host address (HA1) input bus. <br> Host Address 8-When HDI08 is programmed to interface a multiplexed host bus and the HI function is selected, this signal is line 8 of the host address (HA8) input bus. <br> Port B 9-When the HDI08 is configured as GPIO, this signal is individually programmed as input, output, or internally disconnected. <br> The default state after reset for this signal is GPIO disconnected. This input is 5 V tolerant. |

Table 2-9 Host Interface (continued)

| Signal Name | Type | State during Reset | Signal Description |
| :---: | :---: | :---: | :---: |
| HA2 <br> HA9 <br> PB10 | Input <br> Input <br> Input, Output, or Disconnected | GPIO Disconnected | Host Address Input 2-When the HDI08 is programmed to interface a non-multiplexed host bus and the HI function is selected, this signal is line 2 of the host address (HA2) input bus. <br> Host Address 9-When HDI08 is programmed to interface a multiplexed host bus and the HI function is selected, this signal is line 9 of the host address (HA9) input bus. <br> Port B 10-When the HDI08 is configured as GPIO, this signal is individually programmed as input, output, or internally disconnected. <br> The default state after reset for this signal is GPIO disconnected. This input is 5 V tolerant. |
| HRW <br> HRD/HRD <br> PB11 | Input <br> Input <br> Input, Output, or Disconnected | GPIO Disconnected | Host Read/Write-When HDI08 is programmed to interface a single-data-strobe host bus and the HI function is selected, this signal is the Host Read/Write (HRW) input. <br> Host Read Data-When HDI08 is programmed to interface a double-data-strobe host bus and the HI function is selected, this signal is the host read data strobe (HRD) Schmitt-trigger input. The polarity of the data strobe is programmable, but is configured as active-low ( $\overline{\mathrm{HRD}})$ after reset. <br> Port B 11-When the HDI08 is configured as GPIO, this signal is individually programmed as input, output, or internally disconnected. <br> The default state after reset for this signal is GPIO disconnected. This input is 5 V tolerant. |
| $\overline{\mathrm{HDS}} / \mathrm{HDS}$ <br> HWR/HWR <br> PB12 | Input <br> Input <br> Input, Output, or Disconnected | GPIO Disconnected | Host Data Strobe-When HDI08 is programmed to interface a single-data-strobe host bus and the HI function is selected, this signal is the host data strobe (HDS) Schmitt-trigger input. The polarity of the data strobe is programmable, but is configured as active-low ( $\overline{\mathrm{HDS}}$ ) following reset. <br> Host Write Data-When HDI08 is programmed to interface a double-data-strobe host bus and the HI function is selected, this signal is the host write data strobe (HWR) Schmitt-trigger input. The polarity of the data strobe is programmable, but is configured as active-low (HWR) following reset. <br> Port B 12-When the HDI08 is configured as GPIO, this signal is individually programmed as input, output, or internally disconnected. <br> The default state after reset for this signal is GPIO disconnected. This input is 5 V tolerant. |

## Host Interface (HDI08)

Table 2-9 Host Interface (continued)

| Signal Name | Type | State during Reset | Signal Description |
| :---: | :---: | :---: | :--- |
| HCS | Input | GPIO Disconnected | Host Chip Select—When HDI08 is programmed to interface a <br> nonmultiplexed host bus and the HI function is selected, this <br> signal is the host chip select (HCS) input. The polarity of the chip <br> select is programmable, but is configured active-low (HCS) after <br> reset. <br> Host Address 10—When HDI08 is programmed to interface a <br> multiplexed host bus and the HI function is selected, this signal <br> is line 10 of the host address (HA10) input bus. <br> Port B 13—When the HDI08 is configured as GPIO, this signal <br> is individually programmed as input, output, or internally <br> disconnected. <br> The default state after reset for this signal is GPIO disconnected. <br> This input is 5 V tolerant. |
| PB13 Input | Input, Output, or <br> Disconnected |  |  |

Table 2-9 Host Interface (continued)

| Signal Name | Type | State during Reset | Signal Description |
| :---: | :---: | :---: | :---: |
| HOREQ/HORE <br> $\overline{\text { HTRQ }} / \mathrm{HTRQ}$ <br> PB14 | Output <br> Output <br> Input, Output, or Disconnected | GPIO Disconnected | Host Request-When HDI08 is programmed to interface a single host request host bus and the HI function is selected, this signal is the host request (HOREQ) output. The polarity of the host request is programmable, but is configured as active-low ( $\overline{\mathrm{HOREQ}}$ ) following reset. The host request may be programmed as a driven or open-drain output. <br> Transmit Host Request-When HDI08 is programmed to interface a double host request host bus and the HI function is selected, this signal is the transmit host request (HTRQ) output. The polarity of the host request is programmable, but is configured as active-low ( $\overline{\mathrm{HTRQ}}$ ) following reset. The host request may be programmed as a driven or open-drain output. <br> Port B 14-When the HDI08 is configured as GPIO, this signal is individually programmed as input, output, or internally disconnected. <br> The default state after reset for this signal is GPIO disconnected. This input is 5 V tolerant. |
| $\overline{\mathrm{HACK}} / \mathrm{HACK}$ <br> $\overline{\mathrm{HRRQ}} / \mathrm{HRRQ}$ <br> PB15 | Input <br> Output <br> Input, Output, or Disconnected | GPIO Disconnected | Host Acknowledge-When HDI08 is programmed to interface a single host request host bus and the HI function is selected, this signal is the host acknowledge (HACK) Schmitt-trigger input. The polarity of the host acknowledge is programmable, but is configured as active-low ( $\overline{\mathrm{HACK}}$ ) after reset. <br> Receive Host Request-When HDI08 is programmed to interface a double host request host bus and the HI function is selected, this signal is the receive host request (HRRQ) output. The polarity of the host request is programmable, but is configured as active-low ( $\overline{\mathrm{HRRQ}})$ after reset. The host request may be programmed as a driven or open-drain output. <br> Port B 15-When the HDI08 is configured as GPIO, this signal is individually programmed as input, output, or internally disconnected. <br> The default state after reset for this signal is GPIO disconnected This input is 5 V tolerant. |

## Serial Host Interface

### 2.8 Serial Host Interface

The SHI has five I/O signals that can be configured to allow the SHI to operate in either SPI or $\mathrm{I}^{2} \mathrm{C}$ mode.
Table 2-10 Serial Host Interface Signals

\begin{tabular}{|c|c|c|c|}
\hline Signal Name \& Signal Type \& State during Reset \& Signal Description <br>
\hline SCK

SCL \& \begin{tabular}{l}
Input or Output <br>
Input or Output

 \& Tri-Stated \& 

SPI Serial Clock-The SCK signal is an output when the SPI is configured as a master and a Schmitt-trigger input when the SPI is configured as a slave. When the SPI is configured as a master, the SCK signal is derived from the internal SHI clock generator. When the SPI is configured as a slave, the SCK signal is an input, and the clock signal from the external master synchronizes the data transfer. The SCK signal is ignored by the SPI if it is defined as a slave and the slave select $(\overline{\mathrm{SS}})$ signal is not asserted. In both the master and slave SPI devices, data is shifted on one edge of the SCK signal and is sampled on the opposite edge where data is stable. Edge polarity is determined by the SPI transfer protocol. <br>
$I^{2} \mathbf{C}$ Serial Clock—SCL carries the clock for $I^{2} \mathrm{C}$ bus transactions in the $I^{2} \mathrm{C}$ mode. SCL is a Schmitt-trigger input when configured as a slave and an open-drain output when configured as a master. SCL should be connected to $\mathrm{V}_{\mathrm{CC}}$ through a pull-up resistor. <br>
This signal is tri-stated during hardware, software, and individual reset. Thus, there is no need for an external pull-up in this state. <br>
This input is 5 V tolerant.
\end{tabular} <br>

\hline MISO

SDA \& \begin{tabular}{l}
Input or Output <br>
Input or Open-Drain Output

 \& Tri-Stated \& 

SPI Master-In-Slave-Out-When the SPI is configured as a master, MISO is the master data input line. The MISO signal is used in conjunction with the MOSI signal for transmitting and receiving serial data. This signal is a Schmitt-trigger input when configured for the SPI Master mode, an output when configured for the SPI Slave mode, and tri-stated if configured for the SPI Slave mode when $\overline{\mathrm{SS}}$ is deasserted. An external pull-up resistor is not required for SPI operation. <br>
$I^{2} \mathrm{C}$ Data and Acknowledge-In $\mathrm{I}^{2} \mathrm{C}$ mode, SDA is a Schmitt-trigger input when receiving and an open-drain output when transmitting. SDA should be connected to $\mathrm{V}_{\mathrm{CC}}$ through a pull-up resistor. SDA carries the data for $I^{2} \mathrm{C}$ transactions. The data in SDA must be stable during the high period of SCL. The data in SDA is only allowed to change when SCL is low. When the bus is free, SDA is high. The SDA line is only allowed to change during the time SCL is high in the case of start and stop events. A high-to-low transition of the SDA line while SCL is high is a unique situation, and is defined as the start event. A low-to-high transition of SDA while SCL is high is a unique situation defined as the stop event. <br>
This signal is tri-stated during hardware, software, and individual reset. Thus, there is no need for an external pull-up in this state. <br>
This input is 5 V tolerant.
\end{tabular} <br>

\hline
\end{tabular}

Table 2-10 Serial Host Interface Signals (continued)

\begin{tabular}{|c|c|c|c|}
\hline Signal Name \& Signal Type \& State during Reset \& Signal Description <br>
\hline MOSI

HAO \& \begin{tabular}{l}
Input or Output <br>
Input

 \& Tri-Stated \& 

SPI Master-Out-Slave-In-When the SPI is configured as a master, MOSI is the master data output line. The MOSI signal is used in conjunction with the MISO signal for transmitting and receiving serial data. MOSI is the slave data input line when the SPI is configured as a slave. This signal is a Schmitt-trigger input when configured for the SPI Slave mode. <br>
$I^{2} C$ Slave Address 0-This signal uses a Schmitt-trigger input when configured for the $\mathrm{I}^{2} \mathrm{C}$ mode. When configured for $\mathrm{I}^{2} \mathrm{C}$ slave mode, the HAO signal is used to form the slave device address. HAO is ignored when configured for the $\mathrm{I}^{2} \mathrm{C}$ master mode. <br>
This signal is tri-stated during hardware, software, and individual reset. Thus, there is no need for an external pull-up in this state. <br>
This input is 5 V tolerant.
\end{tabular} <br>

\hline $\overline{S S}$

HA2 \& \begin{tabular}{l}
Input <br>
Input

 \& Tri-Stated \& 

SPI Slave Select-This signal is an active low Schmitt-trigger input when configured for the SPI mode. When configured for the SPI Slave mode, this signal is used to enable the SPI slave for transfer. When configured for the SPI master mode, this signal should be kept deasserted (pulled high). If it is asserted while configured as SPI master, a bus error condition is flagged. If $\overline{\mathrm{SS}}$ is deasserted, the SHI ignores SCK clocks and keeps the MISO output signal in the high-impedance state. <br>
$I^{2}$ C Slave Address 2-This signal uses a Schmitt-trigger input when configured for the $\mathrm{I}^{2} \mathrm{C}$ mode. When configured for the $\mathrm{I}^{2} \mathrm{C}$ Slave mode, the HA2 signal is used to form the slave device address. HA2 is ignored in the $\mathrm{I}^{2} \mathrm{C}$ master mode. <br>
This signal is tri-stated during hardware, software, and individual reset. Thus, there is no need for an external pull-up in this state. <br>
This input is 5 V tolerant.
\end{tabular} <br>

\hline HREQ \& Input or Output \& Tri-Stated \& | Host Request-This signal is an active low Schmitt-trigger input when configured for the master mode but an active low output when configured for the slave mode. |
| :--- |
| When configured for the slave mode, $\overline{\text { HREQ }}$ is asserted to indicate that the SHI is ready for the next data word transfer and deasserted at the first clock pulse of the new data word transfer. When configured for the master mode, HREQ is an input. When asserted by the external slave device, it will trigger the start of the data word transfer by the master. After finishing the data word transfer, the master will await the next assertion of $\overline{\mathrm{HREQ}}$ to proceed to the next transfer. |
| This signal is tri-stated during hardware, software, personal reset, or when the HREQ1-HREQ0 bits in the HCSR are cleared. There is no need for external pull-up in this state. |
| This input is 5 V tolerant. | <br>

\hline
\end{tabular}

## Enhanced Serial Audio Interface

### 2.9 Enhanced Serial Audio Interface

Table 2-11 Enhanced Serial Audio Interface Signals

\begin{tabular}{|c|c|c|c|}
\hline Signal Name \& Signal Type \& State during Reset \& Signal Description <br>
\hline HCKR

PC2 \& \begin{tabular}{l}
Input or Output <br>
Input, Output, or Disconnected

 \& GPIO Disconnected \& 

High Frequency Clock for Receiver-When programmed as an input, this signal provides a high frequency clock source for the ESAI receiver as an alternate to the DSP core clock. When programmed as an output, this signal can serve as a high-frequency sample clock (e.g., for external digital to analog converters [DACs]) or as an additional system clock. <br>
Port C 2-When the ESAI is configured as GPIO, this signal is individually programmable as input, output, or internally disconnected. <br>
The default state after reset is GPIO disconnected. <br>
This input is 5 V tolerant.
\end{tabular} <br>

\hline HCKT

PC5 \& \begin{tabular}{l}
Input or Output <br>
Input, Output, or Disconnected

 \& GPIO Disconnected \& 

High Frequency Clock for Transmitter-When programmed as an input, this signal provides a high frequency clock source for the ESAI transmitter as an alternate to the DSP core clock. When programmed as an output, this signal can serve as a high frequency sample clock (e.g., for external DACs) or as an additional system clock. <br>
Port C 5-When the ESAI is configured as GPIO, this signal is individually programmable as input, output, or internally disconnected. <br>
The default state after reset is GPIO disconnected. <br>
This input is 5 V tolerant.
\end{tabular} <br>

\hline FSR \& Input or Output \& GPIO Disconnected \& | Frame Sync for Receiver-This is the receiver frame sync input/output signal. In the asynchronous mode (SYN=0), the FSR pin operates as the frame sync input or output used by all the enabled receivers. In the synchronous mode ( $\mathrm{SYN}=1$ ), it operates as either the serial flag 1 pin (TEBE=0), or as the transmitter external buffer enable control (TEBE=1, RFSD=1). |
| :--- |
| When this pin is configured as serial flag pin, its direction is determined by the RFSD bit in the RCCR register. When configured as the output flag OF1, this pin will reflect the value of the OF1 bit in the SAICR register, and the data in the OF1 bit will show up at the pin synchronized to the frame sync in normal mode or the slot in network mode. When configured as the input flag IF1, the data value at the pin will be stored in the IF1 bit in the SAISR register, synchronized by the frame sync in normal mode or the slot in network mode. | <br>


\hline PC1 \& Input, Output, or Disconnected \& \& | Port C 1-When the ESAI is configured as GPIO, this signal is individually programmable as input, output, or internally disconnected. |
| :--- |
| The default state after reset is GPIO disconnected. |
| This input is 5 V tolerant. | <br>

\hline
\end{tabular}

Table 2-11 Enhanced Serial Audio Interface Signals (continued)

\begin{tabular}{|c|c|c|c|}
\hline Signal Name \& Signal Type \& State during Reset \& Signal Description <br>
\hline FST

PC4 \& \begin{tabular}{l}
Input or Output <br>
Input, Output, or Disconnected

 \& GPIO Disconnected \& 

Frame Sync for Transmitter-This is the transmitter frame sync input/output signal. For synchronous mode, this signal is the frame sync for both transmitters and receivers. For asynchronous mode, FST is the frame sync for the transmitters only. The direction is determined by the transmitter frame sync direction (TFSD) bit in the ESAI transmit clock control register (TCCR). <br>
Port C 4-When the ESAI is configured as GPIO, this signal is individually programmable as input, output, or internally disconnected. <br>
The default state after reset is GPIO disconnected. <br>
This input is 5 V tolerant.
\end{tabular} <br>

\hline SCKR

PC0 \& \begin{tabular}{l}
Input or Output <br>
Input, Output, or Disconnected

 \& GPIO Disconnected \& 

Receiver Serial Clock-SCKR provides the receiver serial bit clock for the ESAI. The SCKR operates as a clock input or output used by all the enabled receivers in the asynchronous mode (SYN=0), or as serial flag 0 pin in the synchronous mode ( $\mathrm{SYN}=1$ ). <br>
When this pin is configured as serial flag pin, its direction is determined by the RCKD bit in the RCCR register. When configured as the output flag OFO, this pin will reflect the value of the OFO bit in the SAICR register, and the data in the OF0 bit will show up at the pin synchronized to the frame sync in normal mode or the slot in network mode. When configured as the input flag IF0, the data value at the pin will be stored in the IFO bit in the SAISR register, synchronized by the frame sync in normal mode or the slot in network mode. <br>
Port C 0-When the ESAI is configured as GPIO, this signal is individually programmable as input, output, or internally disconnected. <br>
The default state after reset is GPIO disconnected. <br>
This input is 5 V tolerant.
\end{tabular} <br>

\hline SCKT

PC3 \& \begin{tabular}{l}
Input or Output <br>
Input, Output, or Disconnected

 \& GPIO Disconnected \& 

Transmitter Serial Clock-This signal provides the serial bit rate clock for the ESAI. SCKT is a clock input or output used by all enabled transmitters and receivers in synchronous mode, or by all enabled transmitters in asynchronous mode. <br>
Port C 3-When the ESAI is configured as GPIO, this signal is individually programmable as input, output, or internally disconnected. <br>
The default state after reset is GPIO disconnected. <br>
This input is 5 V tolerant.
\end{tabular} <br>

\hline \[
$$
\begin{aligned}
& \text { SDO5 } \\
& \text { SDI0 } \\
& \text { PC6 }
\end{aligned}
$$

\] \& | Output |
| :--- |
| Input |
| Input, Output, or Disconnected | \& GPIO Disconnected \& | Serial Data Output 5-When programmed as a transmitter, SDO5 is used to transmit data from the TX5 serial transmit shift register. |
| :--- |
| Serial Data Input 0-When programmed as a receiver, SDIO is used to receive serial data into the RX0 serial receive shift register. |
| Port C 6-When the ESAI is configured as GPIO, this signal is individually programmable as input, output, or internally disconnected. The default state after reset is GPIO disconnected. This input is 5 V tolerant. | <br>

\hline
\end{tabular}

DSP56362 Technical Data, Rev. 4

## Enhanced Serial Audio Interface

Table 2-11 Enhanced Serial Audio Interface Signals (continued)

| Signal Name | Signal Type | State during Reset | Signal Description |
| :---: | :---: | :---: | :---: |
| SDO4 <br> SDI1 <br> PC7 | Output <br> Input <br> Input, Output, or Disconnected | GPIO Disconnected | Serial Data Output 4-When programmed as a transmitter, SDO4 is used to transmit data from the TX4 serial transmit shift register. <br> Serial Data Input 1-When programmed as a receiver, SDI1 is used to receive serial data into the RX1 serial receive shift register. <br> Port C 7-When the ESAI is configured as GPIO, this signal is individually programmable as input, output, or internally disconnected. <br> The default state after reset is GPIO disconnected. <br> This input is 5 V tolerant. |
| $\begin{gathered} \text { SDO3 } \\ \text { SDI2 } \\ \text { PC8 } \end{gathered}$ | Output <br> Input <br> Input, Output, or Disconnected | GPIO Disconnected | Serial Data Output 3-When programmed as a transmitter, SDO3 is used to transmit data from the TX3 serial transmit shift register. <br> Serial Data Input 2-When programmed as a receiver, SDI2 is used to receive serial data into the RX2 serial receive shift register. <br> Port C 8-When the ESAI is configured as GPIO, this signal is individually programmable as input, output, or internally disconnected. <br> The default state after reset is GPIO disconnected. <br> This input is 5 V tolerant. |
| SDO2 <br> SDI3 <br> PC9 | Output <br> Input <br> Input, Output, or Disconnected | GPIO Disconnected | Serial Data Output 2-When programmed as a transmitter, SDO2 is used to transmit data from the TX2 serial transmit shift register. <br> Serial Data Input 3-When programmed as a receiver, SDI3 is used to receive serial data into the RX3 serial receive shift register. <br> Port C 9-When the ESAI is configured as GPIO, this signal is individually programmable as input, output, or internally disconnected. <br> The default state after reset is GPIO disconnected. <br> This input is 5 V tolerant. |
| $\begin{aligned} & \text { SDO1 } \\ & \text { PC10 } \end{aligned}$ | Output <br> Input, Output, or Disconnected | GPIO Disconnected | Serial Data Output 1—SDO1 is used to transmit data from the TX1 serial transmit shift register. <br> Port C 10-When the ESAI is configured as GPIO, this signal is individually programmable as input, output, or internally disconnected. <br> The default state after reset is GPIO disconnected. <br> This input is 5 V tolerant. |
| $\begin{aligned} & \text { SDOO } \\ & \text { PC11 } \end{aligned}$ | Output <br> Input, Output, or Disconnected | GPIO Disconnected | Serial Data Output 0-SDOO is used to transmit data from the TX0 serial transmit shift register. <br> Port C 11—When the ESAI is configured as GPIO, this signal is individually programmable as input, output, or internally disconnected. <br> The default state after reset is GPIO disconnected. <br> This input is 5 V tolerant. |

DSP56362 Technical Data, Rev. 4

### 2.10 Digital Audio Interface (DAX)

Table 2-12 Digital Audio Interface (DAX) Signals

| Signal <br> Name | Type | State During Reset |  |
| :---: | :---: | :---: | :--- |
| ACI | Input | Disconnected | Audio Clock Input—This is the DAX clock input. When programmed <br> to use an external clock, this input supplies the DAX clock. The <br> external clock frequency must be 256, 384, or 512 times the audio <br> sampling frequency (256 $\times$ Fs, 384 $\times$ Fs or 512 $\times$ Fs, respectively). <br> Port D 0—When the DAX is configured as GPIO, this signal is <br> individually programmable as input, output, or internally disconnected. <br> The default state after reset is GPIO disconnected. <br> This input is 5 V tolerant. |
| ADOInput, Output, or <br> Disconnected | Output | Disconnected | Digital Audio Data Output-This signal is an audio and non-audio <br> output in the form of AES/EBU, CP340 and IEC958 data in a biphase <br> mark format. <br> Port D 1—When the DAX is configured as GPIO, this signal is <br> individually programmable as input, output, or internally disconnected. <br> Input, Output, or default state after reset is GPIO disconnected. <br> Disconnected |
| PD1 |  | This input is 5 V tolerant. |  |

### 2.11 Timer

Table 2-13 Timer Signal

| Signal <br> Name | Type | State During Reset | Signal Description |
| :---: | :---: | :---: | :---: |
| TIOO | Input or Output | Input | Timer 0 Schmitt-Trigger Input/Output-When timer 0 functions as <br> an external event counter or in measurement mode, TIOO is used as <br> input. When timer 0 functions in watchdog, timer, or pulse modulation <br> mode, TIOO is used as output. <br> The default mode after reset is GPIO input. This can be changed to <br> output or configured as a timer input/output through the timer 0 <br> control/status register (TCSRO). If TIOO is not being used, it is <br> recommended to either define it as GPIO output immediately at the <br> beginning of operation or leave it defined as GPIO input but connected <br> it to Vcc through a pull-up resistor in order to ensure a stable logic level <br> at the input. <br> This input is 5 V tolerant. |

### 2.12 JTAG/OnCE Interface

Table 2-14 JTAG/OnCE ${ }^{\text {TM }}$ Interface

| Signal <br> Name | Type | State During Reset |  |
| :---: | :---: | :---: | :--- |
| TCK | Input | Input | Test Clock-TCK is a test clock input signal used to synchronize the JTAG <br> test logic. It has an internal pull-up resistor. <br> This input is 5 V tolerant. |
| TDI | Input | Input | Test Data Input-TDI is a test data serial input signal used for test <br> instructions and data. TDI is sampled on the rising edge of TCK and has an <br> internal pull-up resistor. <br> This input is 5 V tolerant. |
| TDO | Output | Tri-Stated | Test Data Output-TDO is a test data serial output signal used for test <br> instructions and data. TDO can be tri-stated and is actively driven in the <br> shift-IR and shift-DR controller states. TDO changes on the falling edge of <br> TCK. |
| TMS | Input | Input | Test Mode Select-TMS is an input signal used to sequence the test <br> controller's state machine. TMS is sampled on the rising edge of TCK and <br> has an internal pull-up resistor. <br> This input is 5 V tolerant. |
| $\overline{\text { TRST }}$ |  | Input/Output |  |

## 3 Specifications

### 3.1 Introduction

The DSP56362 is fabricated in high density CMOS with Transistor-Transistor Logic (TTL) compatible inputs and outputs. The DSP56362 specifications are preliminary and are from design simulations, and may not be fully tested or guaranteed. Finalized specifications will be published after full characterization and device qualifications are complete.

### 3.2 Maximum Ratings

## CAUTION

This device contains circuitry protecting against damage due to high static voltage or electrical fields. However, normal precautions should be taken to avoid exceeding maximum voltage ratings. Reliability of operation is enhanced if unused inputs are pulled to an appropriate logic voltage level (e.g., either GND or $\mathrm{V}_{\mathrm{CC}}$ ). The suggested value for a pullup or pulldown resistor is $10 \mathrm{k} \Omega$

NOTE
In the calculation of timing requirements, adding a maximum value of one specification to a minimum value of another specification does not yield a reasonable sum. A maximum specification is calculated using a worst case variation of process parameter values in one direction. The minimum specification is calculated using the worst case for the same parameters in the opposite direction. Therefore, a "maximum" value for a specification will never occur in the same device that has a "minimum" value for another specification; adding a maximum to a minimum represents a condition that can never exist.

Table 3-1 Maximum Ratings

| Rating ${ }^{1}$ | Symbol | Value ${ }^{1,2}$ | Unit |
| :---: | :---: | :---: | :---: |
| Supply Voltage | $\mathrm{V}_{\mathrm{CC}}$ | -0.3 to +4.0 | V |
| All input voltages excluding " 5 V tolerant" inputs ${ }^{3}$ | $\mathrm{V}_{\text {IN }}$ | $\mathrm{GND}-0.3$ to $\mathrm{V}_{\mathrm{CC}}+0.3$ | V |
| All " 5 V tolerant" input voltages ${ }^{3}$ | $\mathrm{V}_{\text {IN5 }}$ | GND -0.3 to $\mathrm{V}_{\mathrm{CC}}+3.95$ | V |
| Current drain per pin excluding $\mathrm{V}_{\mathrm{CC}}$ and GND | I | 10 | mA |

Table 3-1 Maximum Ratings (continued)

| Rating $^{1}$ | Symbol | Value $^{1,2}$ | Unit |
| :--- | :---: | :---: | :---: |
| Operating temperature range | $\mathrm{T}_{J}$ | -40 to +105 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | $\mathrm{T}_{\text {STG }}$ | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |

${ }^{1} \mathrm{GND}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=3.3 \mathrm{~V} \pm .16 \mathrm{~V}, \mathrm{~T}_{\mathrm{J}}=0^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$
${ }^{2}$ Absolute maximum ratings are stress ratings only, and functional operation at the maximum is not guaranteed. Stress beyond the maximum rating may affect device reliability or cause permanent damage to the device.
${ }^{3}$ CAUTION: All " 5 V Tolerant" input voltages must not be more than 3.95 V greater than the supply voltage; this restriction applies to "power on", as well as during normal operation. In any case, the input voltages cannot be more than 5.75 V . " 5 V Tolerant" inputs are inputs that tolerate 5 V .

### 3.3 Thermal Characteristics

## Table 3-2 Thermal Characteristics

| Characteristic | Symbol | LQFP Value | Unit |
| :---: | :---: | :---: | :---: |
| Junction-to-ambient thermal resistance ${ }^{1}$ | $\mathrm{R}_{\theta \mathrm{JA}}$ or $\theta_{\mathrm{JA}}$ | 45.3 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Junction-to-case thermal resistance ${ }^{2}$ | $\mathrm{R}_{\text {өJC }}$ or $\theta_{\text {JC }}$ | 10.1 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Thermal characterization parameter | $\Psi_{J T}$ | 5.5 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

1 Junction-to-ambient thermal resistance is based on measurements on a horizontal single-sided printed circuit board per SEMI G38-87 in natural convection.(SEMI is Semiconductor Equipment and Materials International, 805 East Middlefield Rd., Mountain View, CA 94043, (415) 964-5111.
Measurements were done with parts mounted on thermal test boards conforming to specification EIA/JESD51-3.
2 Junction-to-case thermal resistance is based on measurements using a cold plate per SEMI G30-88, with the exception that the cold plate temperature is used for the case temperature.

### 3.4 DC Electrical Characteristics

Table 3-3 DC Electrical Characteristics ${ }^{1}$

| Characteristics | Symbol | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage | $\mathrm{V}_{\mathrm{CC}}$ | 3.14 | 3.3 | 3.46 | V |
| Input high voltage <br> - $\mathrm{D}(0: 23), \overline{\mathrm{BG}}, \overline{\mathrm{BB}}, \overline{\mathrm{TA}}, \overline{\mathrm{DE}}$, and PINIT/ $\overline{\mathrm{NMI}}$ <br> - MOD ${ }^{2} / \overline{\mathrm{RQ}}^{2}, \overline{\mathrm{RESET}}$, and TCK/TDI/TMS/ TRST/ESAI/Timer/HDI08/ SHI(SPI mode) pins <br> - $\mathrm{SHI}\left({ }_{12 \mathrm{C}}\right.$ mode $)$ pins <br> - EXTAL ${ }^{3}$ | $\mathrm{V}_{\mathrm{IH}}$ $\mathrm{V}_{\mathrm{IHP}}$ $\mathrm{V}_{\mathrm{IHX}}$ | $\begin{gathered} 2.0 \\ 2.0 \\ \\ 1.5 \\ 0.8 \times \mathrm{V}_{\mathrm{CC}} \end{gathered}$ | — | $\begin{gathered} \mathrm{V}_{\mathrm{CC}} \\ \mathrm{~V}_{\mathrm{CC}}+3.95 \\ \mathrm{~V}_{\mathrm{CC}}+3.95 \\ \mathrm{~V}_{\mathrm{CC}} \end{gathered}$ | V |
| Input low voltage <br> - $D(0: 23), \overline{\mathrm{BG}}, \overline{\mathrm{BB}}, \overline{\mathrm{TA}}, \mathrm{MOD}^{2} / \overline{\mathrm{RQ}}^{2}, \overline{\mathrm{RESET}}, \mathrm{PINIT} / \overline{\mathrm{NMI}}$ <br> - All JTAG/ESAI/Timer/HDI08/ SHI(sPI mode) pins <br> - SHI ( ${ }_{12 \mathrm{C}}$ mode $)$ pins <br> - EXTAL ${ }^{3}$ | $\begin{gathered} \mathrm{V}_{\text {IL }} \\ \mathrm{V}_{\text {ILP }} \\ \mathrm{V}_{\text {ILX }} \end{gathered}$ | $\begin{aligned} & -0.3 \\ & -0.3 \\ & -0.3 \\ & -0.3 \end{aligned}$ | $\begin{aligned} & - \\ & - \end{aligned}$ | $\begin{gathered} 0.8 \\ 0.8 \\ 0.3 \times V_{\mathrm{CC}} \\ 0.2 \times \mathrm{V}_{\mathrm{CC}} \end{gathered}$ | V |

Table 3-3 DC Electrical Characteristics ${ }^{1}$ (continued)

| Characteristics | Symbol | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Input leakage current | $\mathrm{I}_{\mathrm{IN}}$ | -10 | - | 10 | $\mu \mathrm{A}$ |
| High impedance (off-state) input current (@2.4V/0.4 V) | $\mathrm{I}_{\text {TSI }}$ | -10 | - | 10 | $\mu \mathrm{A}$ |
| Output high voltage <br> - TTL $\left(\mathrm{I}_{\mathrm{OH}}=-0.4 \mu \mathrm{~A}\right)^{4,5}$ <br> - $\operatorname{CMOS}\left(\mathrm{I}_{\mathrm{OH}}=-10 \mu \mathrm{~A}\right)^{4}$ | $\mathrm{V}_{\mathrm{OH}}$ | $\begin{gathered} 2.4 \\ V_{C C}-0.01 \end{gathered}$ | — | - | V |
| Output low voltage <br> - TTL ( $\mathrm{I}_{\mathrm{OL}}=3.0 \mu \mathrm{~A}$, open-drain pins $\left.\mathrm{I}_{\mathrm{OL}}=6.7 \mu \mathrm{~A}\right)^{4,5}$ <br> - $\operatorname{CMOS}\left(\mathrm{I}_{\mathrm{OL}}=10 \mu \mathrm{~A}\right)^{4}$ | $\mathrm{V}_{\mathrm{OL}}$ | - | - | $\begin{gathered} 0.4 \\ 0.01 \end{gathered}$ | V |
| Internal supply current ${ }^{6}$ (Operating frequency 100 MHz for current measurements) <br> - In Normal mode <br> - In Wait mode <br> - In Stop mode ${ }^{7}$ | $\begin{aligned} & \mathrm{I}_{\mathrm{CCl}} \\ & \mathrm{I}_{\mathrm{ccw}} \\ & \mathrm{I}_{\mathrm{CCs}} \end{aligned}$ | — | $\begin{aligned} & 127 \\ & 7.5 \\ & 100 \end{aligned}$ | $\begin{gathered} 181 \\ 11 \\ 150 \end{gathered}$ | $\mu \mathrm{A}$ |
| PLL supply current |  | - | 1 | 2.5 | $\mu \mathrm{A}$ |
| Input capacitance ${ }^{4}$ | $\mathrm{C}_{\text {IN }}$ | - | - | 10 | pF |

$1 \mathrm{~V}_{\mathrm{CC}}=3.3 \mathrm{~V} \pm 5 \% \mathrm{~V} ; \mathrm{T}_{\mathrm{J}}=0^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$
2 Refers to MODA//RQA, MODB/IRQB, MODC/IRQC, and MODD/IRQD pins.
3 Driving EXTAL to the low $\mathrm{V}_{I H X}$ or the high $\mathrm{V}_{\text {ILX }}$ value may cause additional power consumption (DC current). To minimize power consumption, the minimum $\mathrm{V}_{\mathrm{IHX}}$ should be no lower than $0.9 \mathrm{~V}_{\mathrm{CC}}$ and the maximum $\mathrm{V}_{\mathrm{ILX}}$ should be no higher than $0.1 \mathrm{~V}_{\mathrm{CC}}$.
4 Periodically sampled and not $100 \%$ tested.
5 This characteristic does not apply to PCAP.
6 Section 5.3, "Power Consumption Considerations" provides a formula to compute the estimated current requirements in Normal mode. In order to obtain these results, all inputs must be terminated (i.e., not allowed to float). Measurements are based on synthetic intensive DSP benchmarks. The power consumption numbers in this specification are $90 \%$ of the measured results of this benchmark. This reflects typical DSP applications. Typical internal supply current is measured with $\mathrm{V}_{C C}=3.3 \mathrm{~V}$ at $\mathrm{T}_{J}=100^{\circ} \mathrm{C}$. Maximum internal supply current is measured with $\mathrm{V}_{C C}=3.46 \mathrm{~V}$ at $\mathrm{T}_{J}=100^{\circ} \mathrm{C}$.
7 In order to obtain these results, all inputs, which are not disconnected at Stop mode, must be terminated (i.e., not allowed to float).

### 3.5 AC Electrical Characteristics

The timing waveforms shown in the $A C$ electrical characteristics section are tested with a $\mathrm{V}_{\text {IL }}$ maximum of 0.3 V and a $\mathrm{V}_{\mathrm{IH}}$ minimum of 2.4 V for all pins except EXTAL, which is tested using the input levels shown in Note 6 of the previous table. AC timing specifications, which are referenced to a device input signal, are measured in production with respect to the $50 \%$ point of the respective input signal's transition. DSP56362 output levels are measured with the production test machine $\mathrm{V}_{\mathrm{OL}}$ and $\mathrm{V}_{\mathrm{OH}}$ reference levels set at 0.4 V and 2.4 V , respectively.

## NOTE

Although the minimum value for the frequency of EXTAL is 0 MHz , the device AC test conditions are 15 MHz and rated speed.

## Internal Clocks

### 3.6 Internal Clocks

Table 3-4 Internal Clocks, CLKOUT

| Characteristics | Symbol | Expression ${ }^{1,2}$ |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |
| Internal operation frequency and CLKOUT with PLL enabled | f | - | $(\mathrm{Ef} \times \mathrm{MF}) /(\mathrm{PDF} \times \mathrm{DF})$ | - |
| Internal operation frequency and CLKOUT with PLL disabled | f | - | $\mathrm{Ef} / 2$ | - |
| Internal clock and CLKOUT high period <br> - With PLL disabled <br> - With PLL enabled and MF $\leq 4$ <br> - With PLL enabled and MF > 4 | $\mathrm{T}_{\mathrm{H}}$ | $0.49 \times \mathrm{ET}_{\mathrm{C}} \times \mathrm{PDF} \times$ <br> DF/MF $0.47 \times \mathrm{ET}_{\mathrm{C}} \times \mathrm{PDF} \times$ DF/MF | $\mathrm{ET}_{\mathrm{C}}$ <br> - $\qquad$ | $\left\lvert\, \begin{gathered} 0.51 \times \mathrm{ET}_{C} \times \mathrm{PDF} \times \\ \mathrm{DF} / \mathrm{MF} \\ 0.53 \times \mathrm{ET}_{\mathrm{C}} \times \mathrm{PDF} \times \\ \mathrm{DF} / \mathrm{MF} \end{gathered}\right.$ |
| Internal clock and CLKOUT low period <br> - With PLL disabled <br> - With PLL enabled and MF $\leq 4$ <br> - With PLL enabled and MF > 4 | $\mathrm{T}_{\mathrm{L}}$ | $0.49 \times \mathrm{ET}_{\mathrm{C}} \times \mathrm{PDF} \times$ <br> DF/MF $0.47 \times \mathrm{ET}_{\mathrm{C}} \times \mathrm{PDF} \times$ DF/MF | $\mathrm{ET}_{\mathrm{C}}$ <br> - <br> - | $\begin{gathered} 0.51 \times E T_{C} \times P D F \times \\ \mathrm{DF} / \mathrm{MF} \\ 0.53 \times E T_{C} \times P D F \times \\ \mathrm{DF} / \mathrm{MF} \end{gathered}$ |
| Internal clock and CLKOUT cycle time with PLL enabled | $\mathrm{T}_{\mathrm{C}}$ | - | $\mathrm{ET}_{\mathrm{C}} \times \mathrm{PDF} \times \mathrm{DF} / \mathrm{MF}$ | - |
| Internal clock and CLKOUT cycle time with PLL disabled | $\mathrm{T}_{\mathrm{C}}$ | - | $2 \times E T_{C}$ | - |
| Instruction cycle time | $\mathrm{I}_{\text {CYC }}$ | - | $\mathrm{T}_{\mathrm{C}}$ | - |

[^0]
### 3.7 EXTERNAL CLOCK OPERATION

The DSP56362 system clock is an externally supplied square wave voltage source connected to EXTAL (Figure 3-1)


Note: The midpoint is $0.5\left(\mathrm{~V}_{\mathrm{IHC}}+\mathrm{V}_{\mathrm{ILC}}\right)$.
AA0459
Figure 3-1 External Clock Timing
Table 3-5 Clock Operation 100 and 120 MHz Values

| No. | Characteristics | Symbol | 100 MHz |  | 120 MHz |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | Max |
| 1 | Frequency of EXTAL (EXTAL Pin Frequency) <br> The rise and fall time of this external clock should be 3 ns maximum. | Ef | 0 | 100.0 | 0 | 120.0 |
| 2 | EXTAL input high ${ }^{1,2}$ <br> - With PLL disabled ( $46.7 \%-53.3 \%$ duty cycle) ${ }^{3}$ <br> - With PLL enabled ( $42.5 \%-57.5 \%$ duty cycle) ${ }^{3}$ | $\mathrm{ET}_{\mathrm{H}}$ | $\begin{aligned} & 4.67 \mathrm{~ns} \\ & 4.25 \mathrm{~ns} \end{aligned}$ | $\begin{gathered} \infty \\ 157.0 \mu \mathrm{~s} \end{gathered}$ | $\begin{aligned} & 0.00 \mathrm{~ns} \\ & 0.00 \mathrm{~ns} \end{aligned}$ | $\begin{gathered} \infty \\ 157.0 \mu \mathrm{~s} \end{gathered}$ |
| 3 | EXTAL input low ${ }^{1,2}$ <br> - With PLL disabled (46.7\%-53.3\% duty cycle) ${ }^{3}$ <br> - With PLL enabled ( $42.5 \%-57.5 \%$ duty cycle) ${ }^{3}$ | $E T_{L}$ | $\begin{aligned} & 4.67 \mathrm{~ns} \\ & 4.25 \mathrm{~ns} \end{aligned}$ | $\begin{gathered} \infty \\ 157.0 \mu \mathrm{~s} \end{gathered}$ | $\begin{aligned} & 4.67 \mathrm{~ns} \\ & 4.25 \mathrm{~ns} \end{aligned}$ | $1570.00$ |
| 4 | EXTAL cycle time ${ }^{2}$ <br> - With PLL disabled <br> - With PLL enabled | $E T_{C}$ | $\begin{aligned} & 10.00 \mathrm{~ns} \\ & 10.00 \mathrm{~ns} \end{aligned}$ | $273.1 \mu \mathrm{~s}$ | $\begin{aligned} & 8.33 \mathrm{~ns} \\ & 8.33 \mathrm{~ns} \end{aligned}$ | $\begin{gathered} - \\ 273.1 \mu \mathrm{~s} \end{gathered}$ |
| 5 | CLKOUT change from EXTAL fall with PLL disabled |  | 4.3 ns | 11.0 ns |  |  |

## Phase Lock Loop (PLL) Characteristics

Table 3-5 Clock Operation (continued) 100 and 120 MHz Values

| No. | Characteristics | Symbol | 100 MHz |  | 120 MHz |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | Max |
| 6 | CLKOUT rising edge from EXTAL rising edge with PLL enabled $(\mathrm{MF}=1, \mathrm{PDF}=1, \mathrm{Ef}>15 \mathrm{MHz})^{4,5}$ <br> CLKOUT falling edge from EXTAL rising edge with PLL enabled (MF $=2$ or $4, \mathrm{PDF}=1$, $\mathrm{Ef}>15 \mathrm{MHz})^{4,5}$ <br> CLKOUT falling edge from EXTAL falling edge with PLL enabled ( $\mathrm{MF} \leq 4$, PDF $\neq 1$, Ef / PDF $>15 \mathrm{MHz})^{4,5}$ |  | 0.0 ns <br> 0.0 ns <br> 0.0 ns | 1.8 ns <br> 1.8 ns <br> 1.8 ns |  |  |
| 7 | Instruction cycle time $=\mathrm{I}_{\mathrm{CYC}}=\mathrm{T}_{\mathrm{C}}{ }^{6}$ <br> See Table 3-5 (46.7\%-53.3\% duty cycle) <br> - With PLL disabled <br> - With PLL enabled | $\mathrm{I}_{\text {CYC }}$ | $\begin{aligned} & 0.00 \mathrm{~ns} \\ & 0.00 \mathrm{~ns} \end{aligned}$ | $8.53 \mu \mathrm{~s}$ |  | $8.53 \mu \mathrm{~s}$ |

1 Measured at $50 \%$ of the input transition.
2 The maximum value for PLL enabled is given for minimum $V_{C O}$ and maximum MF.
3 The indicated duty cycle is for the specified maximum frequency for which a part is rated. The minimum clock high or low time required for correction operation, however, remains the same at lower operating frequencies; therefore, when a lower clock frequency is used, the signal symmetry may vary from the specified duty cycle as long as the minimum high time and low time requirements are met.
4 Periodically sampled and not $100 \%$ tested.
5 The skew is not guaranteed for any other MF value.
6 The maximum value for PLL enabled is given for minimum $\mathrm{V}_{\mathrm{CO}}$ and maximum DF.

### 3.8 Phase Lock Loop (PLL) Characteristics

Table 3-6 PLL Characteristics

| Characteristics | 100 MHz |  | Unit |
| :---: | :---: | :---: | :---: |
|  | Min | Max |  |
| $\mathrm{V}_{\mathrm{CO}}$ frequency when PLL enabled ( $M F \times \mathrm{E}_{\mathrm{f}} \times 2 / \mathrm{PDF}$ ) | 30 | 200 | MHz |
| PLL external capacitor (PCAP pin to $\mathrm{V}_{\mathrm{CCP}}$ ) $\left(\mathrm{C}_{\text {PCAP }}\right)^{1}$ <br> - @ MF $\leq 4$ <br> - @ MF > 4 | $\begin{gathered} (M F \times 580)-100 \\ M F \times 830 \end{gathered}$ | $\begin{gathered} (M F \times 780)-140 \\ M F \times 1470 \end{gathered}$ | $\begin{aligned} & \mathrm{pF} \\ & \mathrm{pF} \end{aligned}$ |

Note:
${ }^{1} \mathrm{C}_{\text {PCAP }}$ is the value of the PLL capacitor (connected between the PCAP pin and $\mathrm{V}_{\mathrm{CCP}}$ ). The recommended value in pF for $\mathrm{C}_{\text {PCAP }}$ can be computed from one of the following equations:
( $680 \times$ MF) -120 , for MF $\leq 4$, or
$1100 \times$ MF, for MF > 4

### 3.9 Reset, Stop, Mode Select, and Interrupt Timing

Table 3-7 Reset, Stop, Mode Select, and Interrupt Timing 100 and 120 MHz Values ${ }^{1}$

| No | Characteristics | Expression ${ }^{2}$ | 100 MHz |  | 120 MHz |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | Max |  |
| 8 | Delay from $\overline{\mathrm{RESET}}$ assertion to all pins at reset value ${ }^{3}$ | - | - | 26.0 |  | 26.0 | ns |
| 9 | Required RESET duration ${ }^{4}$ <br> - Power on, external clock generator, PLL disabled <br> - Power on, external clock generator, PLL enabled <br> - Power on, internal oscillator <br> - During STOP, XTAL disabled (PCTL Bit $16=0$ ) <br> - During STOP, XTAL enabled (PCTL Bit $16=1$ ) <br> - During normal operation | $\begin{gathered} 50 \times \mathrm{ET}_{\mathrm{C}} \\ 1000 \times \mathrm{ET}_{\mathrm{C}} \\ 75000 \times \mathrm{ET}_{\mathrm{C}} \\ 75000 \times \mathrm{ET}_{\mathrm{C}} \\ 2.5 \times \mathrm{T}_{\mathrm{C}} \\ 2.5 \times \mathrm{T}_{\mathrm{C}} \end{gathered}$ | $\begin{gathered} 500.0 \\ 10.0 \\ 750 \\ 750 \\ 25.0 \\ 25.0 \end{gathered}$ | - - - - - | $\begin{gathered} 416.7 \\ 8.3 \\ 625 \\ 625 \\ 20.8 \\ 20.8 \end{gathered}$ | - - - - - |  |
| 10 | Delay from asynchronous $\overline{\text { RESET }}$ deassertion to first external address output (internal reset deassertion) ${ }^{5}$ <br> - Minimum <br> - Maximum | $\begin{aligned} & 3.25 \times \mathrm{T}_{\mathrm{C}}+2.0 \\ & 20.25 \mathrm{~T}_{\mathrm{C}}+7.50 \end{aligned}$ | $34.5$ | $\begin{gathered} \text { - } \\ 211.5 \end{gathered}$ | 29.1 | 176.2 | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| 11 | Synchronous reset setup time from RESET deassertion to CLKOUT Transition 1 <br> - Minimum <br> - Maximum | $\mathrm{T}_{\mathrm{C}}$ | $\begin{gathered} 5.9 \\ - \end{gathered}$ | $\frac{-}{10.0}$ |  |  | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| 12 | Synchronous reset deasserted, delay time from the CLKOUT Transition 1 to the first external address output <br> - Minimum <br> - Maximum | $\begin{gathered} 3.25 \times \mathrm{T}_{\mathrm{C}}+2.0 \\ 20.25 \mathrm{~T}_{\mathrm{C}}+7.5 \end{gathered}$ | $\begin{gathered} 33.5 \\ - \end{gathered}$ | $\begin{gathered} - \\ 207.5 \end{gathered}$ |  |  | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| 13 | Mode select setup time |  | 30.0 | - | 30.0 |  | ns |
| 14 | Mode select hold time |  | 0.0 | - | 0.0 |  | ns |
| 15 | Minimum edge-triggered interrupt request assertion width |  | 6.6 | - | 5.5 |  | ns |
| 16 | Minimum edge-triggered interrupt request deassertion width |  | 6.6 | - | 5.5 |  | ns |
| 17 | Delay from $\overline{\mathrm{IRQA}}, \overline{\mathrm{IRQB}}, \overline{\mathrm{IRQC}}, \overline{\mathrm{IRQD}}, \overline{\mathrm{NMI}}$ assertion to external memory access address out valid <br> - Caused by first interrupt instruction fetch <br> - Caused by first interrupt instruction execution | $\begin{aligned} & 4.25 \times T_{C}+2.0 \\ & 7.25 \times T_{C}+2.0 \end{aligned}$ | $\begin{aligned} & 44.5 \\ & 74.5 \end{aligned}$ | - | $\begin{aligned} & 37.4 \\ & 62.4 \end{aligned}$ |  | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| 18 | Delay from $\overline{\mathrm{RQQA}}, \overline{\mathrm{RQB}}, \overline{\mathrm{IRQC}}, \overline{\mathrm{IRQD},} \overline{\mathrm{NMI}}$ assertion to general-purpose transfer output valid caused by first interrupt instruction execution | $10 \times \mathrm{T}_{\mathrm{C}}+5.0$ | 105.0 | - | 88.3 |  | ns |

Reset, Stop, Mode Select, and Interrupt Timing
Table 3-7 Reset, Stop, Mode Select, and Interrupt Timing 100 and 120 MHz Values ${ }^{1}$ (continued)

| No | Characteristics | Expression ${ }^{2}$ | 100 MHz |  | 120 MHz |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | Max |  |
| 19 | Delay from address output valid caused by first interrupt instruction execute to interrupt request deassertion for level sensitive fast interrupts ${ }^{6}$ | $\begin{gathered} (3.75+W S) \times T_{C}- \\ 10.94 \end{gathered}$ | - | Note ${ }^{7}$ | - | Note 7 | ns |
| 20 | Delay from $\overline{\mathrm{RD}}$ assertion to interrupt request deassertion for level sensitive fast interrupts ${ }^{6}$ | $\begin{gathered} (3.25+\mathrm{WS}) \times \mathrm{T}_{\mathrm{C}}- \\ 10.94 \end{gathered}$ | - | Note 7 | - | Note 7 |  |
| 21 | Delay from $\overline{W R}$ assertion to interrupt request deassertion for level sensitive fast interrupts ${ }^{68}$ <br> - DRAM for all WS <br> - SRAM WS =1 <br> - SRAM WS=2, 3 <br> - SRAM WS $\geq 4$ | $\begin{gathered} (\mathrm{WS}+3.5) \times \mathrm{T}_{\mathrm{C}}- \\ 10.94 \\ (\mathrm{WS}+3.5) \times \mathrm{T}_{\mathrm{C}}- \\ 10.94 \\ 1.75 \times \mathrm{T}_{\mathrm{C}}-4.0 \\ 2.75 \times \mathrm{T}_{\mathrm{C}}-4.0 \end{gathered}$ |  | Note 7 <br> Note 7 <br> Note 7 <br> Note 7 | $\begin{aligned} & - \\ & - \\ & - \\ & - \end{aligned}$ | Note 7 <br> Note 7 <br> Note 7 <br> Note 7 | ns <br> ns <br> ns <br> ns |
| 22 | Synchronous interrupt setup time from $\overline{\mathrm{IRQA}}, \overline{\mathrm{IRQB}}$, $\overline{\mathrm{IRQC}}, \overline{\mathrm{IRQD}}, \overline{\mathrm{NMI}}$ assertion to the CLKOUT Transition 2 | $0.6 \times \mathrm{T}_{\mathrm{C}}-0.1$ | 5.9 |  | 4.9 | - | ns |
| 23 | Synchronous interrupt delay time from the CLKOUT Transition 2 to the first external address output valid caused by the first instruction fetch after coming out of Wait Processing state <br> - Minimum <br> - Maximum | $\begin{gathered} 9.25 \times \mathrm{T}_{\mathrm{C}}+1.0 \\ 24.75 \times \mathrm{T}_{\mathrm{C}}+5.0 \end{gathered}$ | 93.5 - | $252.5$ | $78.1$ | $211.2$ | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| 24 | Duration for $\overline{\text { IRQA }}$ assertion to recover from Stop state | $0.6 \times \mathrm{T}_{\mathrm{C}}-0.1$ | 5.9 | - | 4.9 | - | ns |
| 25 | Delay from $\overline{\mathrm{IRQA}}$ assertion to fetch of first instruction (when exiting Stop) ${ }^{9,3}$ <br> - PLL is not active during Stop (PCTL Bit $17=0$ ) and Stop delay is enabled (OMR Bit $6=0$ ) <br> - PLL is not active during Stop (PCTL Bit $17=0$ ) and Stop delay is not enabled (OMR Bit $6=1$ ) <br> - PLL is active during Stop (PCTL Bit $17=1$ ) (Implies No Stop Delay) | $\begin{gathered} \mathrm{PLC} \times \mathrm{ET}_{\mathrm{C}} \times \mathrm{PDF}+ \\ (128 \mathrm{~K}-\mathrm{PLC} / 2) \times \mathrm{T}_{\mathrm{C}} \\ \mathrm{PLC} \times \mathrm{ET}_{\mathrm{C}} \times \mathrm{PDF}+ \\ (23.75 \pm 0.5) \times \mathrm{T}_{\mathrm{C}} \\ (8.25 \pm 0.5) \times \mathrm{T}_{\mathrm{C}} \end{gathered}$ | $\begin{gathered} 1.3 \\ 232.5 \mathrm{~ns} \\ 77.5 \end{gathered}$ | 13.6 <br> 12.3 ms <br> 87.5 | $\begin{aligned} & - \\ & - \\ & 64.6 \end{aligned}$ | $72.9$ | ms ns |
| 26 | Duration of level sensitive $\overline{\mathrm{IRQA}}$ assertion to ensure interrupt service (when exiting Stop) ${ }^{9,3}$ <br> - PLL is not active during Stop (PCTL Bit $17=0$ ) and Stop delay is enabled (OMR Bit $6=0$ ) <br> - PLL is not active during Stop (PCTL Bit $17=0$ ) and Stop delay is not enabled (OMR Bit $6=1$ ) <br> - PLL is active during Stop (PCTL Bit $17=1$ ) (implies no Stop delay) | $\begin{gathered} \mathrm{PLC} \times \mathrm{ET}_{\mathrm{C}} \times \mathrm{PDF}+ \\ (128 \mathrm{~K}-\mathrm{PLC} / 2) \times \mathrm{T}_{\mathrm{C}} \\ \mathrm{PLC} \times \mathrm{ET}_{\mathrm{C}} \times \mathrm{PDF}+ \\ (20.5 \pm 0.5) \times \mathrm{T}_{\mathrm{C}} \\ 5.5 \times \mathrm{T}_{\mathrm{C}} \end{gathered}$ | $\begin{aligned} & 13.6 \\ & 12.3 \\ & 55.0 \end{aligned}$ | $\begin{aligned} & - \\ & - \\ & - \end{aligned}$ | 45.8 | - | ms ms ns |

Table 3-7 Reset, Stop, Mode Select, and Interrupt Timing 100 and 120 MHz Values ${ }^{1}$ (continued)

| No | Characteristics | Expression ${ }^{2}$ | 100 MHz |  | 120 MHz |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | Max |  |
| 27 | Interrupt Requests Rate <br> - HI08, ESAI, SHI, Timer <br> - DMA <br> - $\overline{\mathrm{IRQ}}, \overline{\mathrm{NMI}}$ (edge trigger) <br> - $\overline{\mathrm{IRQ}}, \overline{\mathrm{NMI}}$ (level trigger) | $\begin{gathered} 12 T_{C} \\ 8 T_{C} \\ 8 T_{C} \\ 12 T_{C} \end{gathered}$ | $\begin{aligned} & - \\ & - \\ & - \end{aligned}$ | $\begin{gathered} 120.0 \\ 80.0 \\ 80.0 \\ 120.0 \end{gathered}$ |  | $\begin{gathered} 100.0 \\ 66.7 \\ 66.7 \\ 100.0 \end{gathered}$ | ns ns ns ns |
| 28 | DMA Requests Rate <br> - Data read from HI08, ESAI, SHI <br> - Data write to HI08, ESAI, SHI <br> - Timer <br> - $\overline{\mathrm{IRQ}}, \overline{\mathrm{NMI}}$ (edge trigger) | $\begin{aligned} & 6 T_{C} \\ & 7 T_{C} \\ & 2 T_{C} \\ & 3 T_{C} \end{aligned}$ |  | $\begin{aligned} & 60.0 \\ & 70.0 \\ & 20.0 \\ & 30.0 \end{aligned}$ |  | $\begin{aligned} & 50.0 \\ & 58.0 \\ & 16.7 \\ & 25.0 \end{aligned}$ | ns ns ns ns |
| 29 | Delay from $\overline{\mathrm{IRQA}}, \overline{\mathrm{IRQB}}, \overline{\mathrm{IRQC}}, \overline{\mathrm{IRQD}, \overline{\mathrm{NMI}} \text { assertion to }}$ external memory (DMA source) access address out valid | $4.25 \times \mathrm{T}_{\mathrm{C}}+2.0$ | 44.0 | - | 37.4 | - | ns |

${ }^{1} \mathrm{~V}_{\mathrm{CC}}=3.3 \mathrm{~V} \pm 0.16 \mathrm{~V} ; \mathrm{T}_{\mathrm{J}}=0^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$
${ }^{2}$ Use expression to compute maximum value.
3 Periodically sampled and not $100 \%$ tested.
4 For an external clock generator, $\overline{R E S E T}$ duration is measured during the time in which $\overline{\text { RESET }}$ is asserted, $\mathrm{V}_{\mathrm{CC}}$ is valid, and the EXTAL input is active and valid. For internal oscillator, $\bar{R} E S E T$ duration is measured during the time in which RESET is asserted and $\mathrm{V}_{\mathrm{CC}}$ is valid. The specified timing reflects the crystal oscillator stabilization time after power-up. This number is affected both by the specifications of the crystal and other components connected to the oscillator and reflects worst case conditions. When the $\mathrm{V}_{\mathrm{CC}}$ is valid, but the other "required RESET duration" conditions (as specified above) have not been yet met, the device circuitry will be in an uninitialized state that can result in significant power consumption and heat-up. Designs should minimize this state to the shortest possible duration.
5 If PLL does not lose lock.
6 When using fast interrupts and $\overline{\mathrm{IRQA}}, \overline{\mathrm{IRQB}}, \overline{\mathrm{IRQC}}$, and $\overline{\mathrm{IRQD}}$ are defined as level-sensitive, timings 19 through 21 apply to prevent multiple interrupt service. To avoid these timing restrictions, the deasserted Edge-triggered mode is recommended when using fast interrupts. Long interrupts are recommended when using Level-sensitive mode.
7 These values depend on the number of wait states (WS) selected.
8 WS = number of wait states (measured in clock cycles, number of $\mathrm{T}_{\mathrm{C}}$.
9 This timing depends on several settings: For PLL disable, using internal oscillator (PLL Control Register (PCTL) Bit $16=0$ ) and oscillator disabled during Stop (PCTL Bit $17=0$ ), a stabilization delay is required to assure the oscillator is stable before executing programs. In that case, resetting the Stop delay (OMR Bit $6=0$ ) will provide the proper delay. While it is possible to set OMR Bit $6=1$, it is not recommended and these specifications do not guarantee timings for that case.
For PLL disable, using internal oscillator (PCTL Bit $16=0$ ) and oscillator enabled during Stop (PCTL Bit 17=1), no stabilization delay is required and recovery time will be minimal (OMR Bit 6 setting is ignored).
For PLL disable, using external clock (PCTL Bit $16=1$ ), no stabilization delay is required and recovery time will be defined by the PCTL Bit 17 and OMR Bit 6 settings.
For PLL enable, if PCTL Bit 17 is 0 , the PLL is shutdown during Stop. Recovering from Stop requires the PLL to get locked. The PLL lock procedure duration, PLL Lock Cycles (PLC), may be in the range of 0 to 1000 cycles. This procedure occurs in parallel with the stop delay counter, and stop recovery will end when the last of these two events occurs. The stop delay counter completes count or PLL lock procedure completion. PLC value for PLL disable is 0 .
The maximum value for $E T_{C}$ is 4096 (maximum MF) divided by the desired internal frequency
(i.e., for 100 MHz it is $4096 / 100 \mathrm{MHz}=40.96 \mu \mathrm{~s}$ ). During the stabilization period, $\mathrm{T}_{\mathrm{C}}, \mathrm{T}_{\mathrm{H}}$, and $\mathrm{T}_{\mathrm{L}}$ will not be constant, and their width may vary, so timing may vary as well.

DSP56362 Technical Data, Rev. 4

## Reset, Stop, Mode Select, and Interrupt Timing



Figure 3-2 Reset Timing


AA0461
Figure 3-3 Synchronous Reset Timing

a) First Interrupt Instruction Execution

b) General Purpose I/O

AA0462
Figure 3-4 External Fast Interrupt Timing


Figure 3-5 External Interrupt Timing (Negative Edge-Triggered)

## Reset, Stop, Mode Select, and Interrupt Timing



Figure 3-6 Synchronous Interrupt from Wait State Timing


Figure 3-7 Operating Mode Select Timing


AA0466
Figure 3-8 Recovery from Stop State Using IRQA


Figure 3-9 Recovery from Stop State Using $\overline{\text { IRQA }}$ Interrupt Service


Figure 3-10 External Memory Access (DMA Source) Timing

## External Memory Expansion Port (Port A)

### 3.10 External Memory Expansion Port (Port A)

### 3.10.1 SRAM Timing

Table 3-8 SRAM Read and Write Accesses 100 and $120 \mathrm{MHz}^{1}$

| No. | Characteristics | Symbol | Expression ${ }^{2}$ | 100 MHz |  | 120 MHz |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max | Min | Max |  |
| 100 | Address valid and AA assertion pulse width ${ }^{3}$ | $\mathrm{t}_{\mathrm{RC}}, \mathrm{t}_{\mathrm{WC}}$ | $\begin{gathered} (W S+1) \times T_{C}-4.0 \\ {[1 \leq W S \leq 3]} \end{gathered}$ | 16.0 | - | 12.0 | - | ns |
|  |  |  | $\begin{gathered} (W S+2) \times T_{C}-4.0 \\ {[4 \leq W S \leq 7]} \end{gathered}$ | 56.0 | - | 46.0 | - | ns |
|  |  |  | $\begin{gathered} (W S+3) \times T_{C}-4.0 \\ {[W S \geq 8]} \end{gathered}$ | 106.0 | - | 87.0 | - | ns |
| 101 | Address and AA valid to $\overline{W R}$ assertion | $t_{\text {AS }}$ | $\begin{gathered} 100 \mathrm{MHz}: \\ 0.25 \times \mathrm{T}_{\mathrm{C}}-2.0 \\ {[\mathrm{WS}=1]} \end{gathered}$ | 0.5 | - | 0.1 | - | ns |
|  |  |  | $\begin{gathered} 1.25 \times \mathrm{T}_{\mathrm{C}}-2.0 \\ {[\mathrm{WS} \geq 4]} \end{gathered}$ | 10.5 | - | 8.4 | - | ns |
| 102 | $\overline{\text { WR assertion pulse width }}$ | $t_{\text {WP }}$ | $\begin{gathered} 100 \mathrm{MHz}: \\ 1.5 \times \mathrm{T}_{\mathrm{C}}-4.0 \\ {[\mathrm{WS}=1]} \end{gathered}$ | 11.0 | - | 8.5 | - | ns |
|  |  |  | All frequencies: $\begin{gathered} \mathrm{WS} \times \mathrm{T}_{\mathrm{C}}-4.0 \\ {[2 \leq \mathrm{WS} \leq 3]} \end{gathered}$ | 16.0 | - | 12.7 | - | ns |
|  |  |  | $\begin{gathered} (W S-0.5) \times T_{C}-4.0 \\ {[W S \geq 4]} \end{gathered}$ | 31.0 | --- | 25.2 | - |  |
| 103 | $\overline{\text { WR }}$ deassertion to address not valid | $t_{\text {WR }}$ | $\begin{gathered} 100 \mathrm{MHz}: \\ 0.25 \times \mathrm{T}_{\mathrm{C}}-2.0 \\ {[1 \leq \mathrm{WS} \leq 3]} \end{gathered}$ | 0.5 | - | 0.1 | - | ns |
|  |  |  | $\begin{gathered} 1.25 \times \mathrm{T}_{\mathrm{C}}-2.0 \\ {[4 \leq \mathrm{WS} \leq 7]} \end{gathered}$ | 10.5 | - | 8.4 | - |  |
|  |  |  | $\begin{gathered} 2.25 \times \mathrm{T}_{\mathrm{C}}-2.0 \\ {[\mathrm{WS} \geq 8]} \end{gathered}$ | 20.5 | - | 16.7 | - |  |
|  |  |  | All frequencies: $\begin{gathered} 1.25 \times \mathrm{T}_{\mathrm{C}}-4.0 \\ {[4 \leq \mathrm{WS} \leq 7]} \end{gathered}$ | 8.5 | - | 6.4 | - |  |
|  |  |  | $\begin{gathered} 2.25 \times \mathrm{T}_{\mathrm{C}}-4.0 \\ {[\mathrm{WS} \geq 8]} \end{gathered}$ | 18.5 | - | 14.7 | - |  |

Table 3-8 SRAM Read and Write Accesses 100 and $120 \mathrm{MHz}^{1}$ (continued)

| No. | Characteristics | Symbol | Expression ${ }^{2}$ | 100 MHz |  | 120 MHz |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max | Min | Max |  |
| 104 | Address and AA valid to input data valid | $t_{A A}, t_{A C}$ | $\begin{gathered} 100 \mathrm{MHz}: \\ (\mathrm{WS}+0.75) \times \mathrm{T}_{\mathrm{C}}-7.0 \\ {[\mathrm{WS} \geq 1]} \end{gathered}$ | - | 10.5 |  | 7.6 | ns |
| 105 | $\overline{\mathrm{RD}}$ assertion to input data valid | $\mathrm{t}_{\text {OE }}$ | $\begin{gathered} 100 \mathrm{MHz}: \\ (\mathrm{WS}+0.25) \times \mathrm{T}_{\mathrm{C}}-7.0 \\ {[\mathrm{WS} \geq 1]} \end{gathered}$ | - | 5.5 | - | 3.4 | ns |
| 106 | $\overline{\mathrm{RD}}$ deassertion to data not valid (data hold time) | ${ }^{\text {tohz }}$ |  | 0.0 | - | 0.0 | - | ns |
| 107 | Address valid to $\overline{\mathrm{WR}}$ deassertion ${ }^{3}$ | $\mathrm{t}_{\text {AW }}$ | $\begin{gathered} (W S+0.75) \times T_{C}-4.0 \\ {[W S \geq 1]} \end{gathered}$ | 13.5 | - | 10.6 | - | ns |
| 108 | Data valid to $\overline{W R}$ deassertion (data setup time) | $\mathrm{t}_{\mathrm{DS}}\left(\mathrm{t}_{\mathrm{DW}}\right)$ | $\begin{gathered} 100 \mathrm{MHz}: \\ (\mathrm{WS}-0.25) \times \mathrm{T}_{\mathrm{C}}-3.0 \\ {[\mathrm{WS} \geq 1]} \end{gathered}$ | 4.5 | - | 3.2 | - | ns |
| 109 | Data hold time from $\overline{W R}$ deassertion | $t_{\text {DH }}$ | $\begin{gathered} 100 \mathrm{MHz}: \\ 0.25 \times \mathrm{T}_{\mathrm{C}}-2.0 \\ {[1 \leq \mathrm{WS} \leq 3]} \end{gathered}$ | 0.5 | - | 0.1 | - | ns |
|  |  |  | $\begin{gathered} 1.25 \times \mathrm{T}_{\mathrm{C}}-2.0 \\ {[4 \leq \mathrm{WS} \leq 7]} \end{gathered}$ | 10.5 | - | 8.4 | - |  |
|  |  |  | $\begin{gathered} 2.25 \times \mathrm{T}_{\mathrm{C}}-2.0 \\ {[\mathrm{WS} \geq 8]} \end{gathered}$ | 20.5 | - | 16.7 | - |  |
| 110 | $\overline{\mathrm{WR}}$ assertion to data active ${ }^{4}$ |  | $\begin{gathered} 0.75 \times \mathrm{T}_{\mathrm{C}}-3.7 \\ {[\mathrm{WS}=1]} \end{gathered}$ | - | - | 2.5 | - | ns |
|  |  |  | $\begin{gathered} 0.25 \times \mathrm{T}_{\mathrm{C}}-3.7 \\ {[2 \leq \mathrm{WS} \leq 3]} \\ -0.25 \times \mathrm{T}_{\mathrm{C}}-3.7 \\ {[\mathrm{WS} \geq 4]} \end{gathered}$ |  |  | $\begin{aligned} & 0.0 \\ & 0.0 \end{aligned}$ |  |  |
| 111 | $\overline{\mathrm{WR}}$ deassertion to data high impedance ${ }^{4}$ |  | $\begin{gathered} 0.25 \times \mathrm{T}_{\mathrm{C}}+0.2 \\ {[1 \leq \mathrm{WS} \leq 3]} \end{gathered}$ | - | - | - | 2.3 | ns |
|  |  |  | $\begin{gathered} 1.25 \times \mathrm{T}_{\mathrm{C}}+0.2 \\ {[4 \leq \mathrm{WS} \leq 7]} \end{gathered}$ | - | - | - | 10.6 |  |
|  |  |  | $\begin{gathered} 2.25 \times \mathrm{T}_{\mathrm{C}}+0.2 \\ {[\mathrm{WS} \geq 8]} \end{gathered}$ | - | - | - | 18.9 |  |

DSP56362 Technical Data, Rev. 4

## External Memory Expansion Port (Port A)

Table 3-8 SRAM Read and Write Accesses 100 and 120 MHz $^{1}$ (continued)


Table 3-8 SRAM Read and Write Accesses 100 and 120 MHz $^{1}$ (continued)

| No. | Characteristics | Symbol | Expression ${ }^{2}$ | 100 MHz |  | 120 MHz |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max | Min | Max |  |
| 118 | $\overline{\text { TA }}$ setup before $\overline{\mathrm{RD}}$ or $\overline{\mathrm{WR}}$ deassertion ${ }^{5}$ |  | $0.25 \times \mathrm{T}_{\mathrm{C}}+2.0$ | 4.5 | - | 4.1 | - | ns |
| 119 | $\overline{\mathrm{TA}}$ hold after $\overline{\mathrm{RD}}$ or $\overline{W R}$ deassertion |  |  | 0 | - | 0.0 | - | ns |

1 All timings for 100 MHz are measured from 0.5 Vcc to .05 Vcc
2 WS is the number of wait states specified in the BCR.
3 Timings 100, 107 are guaranteed by design, not tested.
4 Timing 110, 111, and 112, are not specified for 100 MHz .
5 In the case of $\overline{T A}$ negation: timing 118 is relative to the deassertion edge of $\overline{\mathrm{RD}}$ or WR were $\overline{\mathrm{TA}}$ to remain active.


Figure 3-11 SRAM Read Access

## External Memory Expansion Port (Port A)



Figure 3-12 SRAM Write Access

### 3.10.2 DRAM Timing

The selection guides provided in Figure 3-13 and Figure 3-16 should be used for primary selection only. Final selection should be based on the timing provided in the following tables. As an example, the selection guide suggests that 4 wait states must be used for 100 MHz operation when using Page Mode DRAM. However, by using the information in the appropriate table, a designer may choose to evaluate whether fewer wait states might be used by determining which timing prevents operation at 100 MHz , running the chip at a slightly lower frequency (e.g., 95 MHz ), using faster DRAM (if it becomes available), and control factors such as capacitive and resistive load to improve overall system performance.


AA0472

Figure 3-13 DRAM Page Mode Wait States Selection Guide
Table 3-9 DRAM Page Mode Timings, One Wait State (Low-Power Applications) ${ }^{\text {1, 2, }}$,

| No. | Characteristics | Symbol | Expression | $20 \mathrm{MHz}{ }^{4}$ |  | $30 \mathrm{MHz}{ }^{4}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max | Min | Max |  |
| 131 | Page mode cycle time for two consecutive accesses of the same direction <br> Page mode cycle time for mixed (read and write) accesses. | $t_{\text {PC }}$ | $\begin{gathered} 2 \times \mathrm{T}_{\mathrm{C}} \\ 1.25 \times \mathrm{Tc} \end{gathered}$ | $\begin{aligned} & 100.0 \\ & 62.5 \end{aligned}$ |  | $\begin{aligned} & 66.7 \\ & 41.7 \end{aligned}$ | - | ns |
| 132 | $\overline{\mathrm{CAS}}$ assertion to data valid (read) | $\mathrm{t}_{\text {CAC }}$ | $\mathrm{T}_{\mathrm{C}}-7.5$ | - | 42.5 | - | 25.8 | ns |
| 133 | Column address valid to data valid (read) | $t_{\text {AA }}$ | $1.5 \times \mathrm{T}_{\mathrm{C}}-7.5$ | - | 67.5 | - | 42.5 | ns |
| 134 | $\overline{\mathrm{CAS}}$ deassertion to data not valid (read hold time) | $\mathrm{t}_{\text {OFF }}$ |  | 0.0 | - | 0.0 | - | ns |
| 135 | Last $\overline{\mathrm{CAS}}$ assertion to $\overline{\mathrm{RAS}}$ deassertion | $\mathrm{t}_{\text {RSH }}$ | $0.75 \times \mathrm{T}_{\mathrm{C}}-4.0$ | 33.5 | - | 21.0 | - | ns |
| 136 | Previous $\overline{\mathrm{CAS}}$ deassertion to $\overline{\mathrm{RAS}}$ deassertion | $\mathrm{t}_{\text {RHCP }}$ | $2 \times \mathrm{T}_{\mathrm{C}}-4.0$ | 96.0 | - | 62.7 | - | ns |

## External Memory Expansion Port (Port A)

Table 3-9 DRAM Page Mode Timings, One Wait State (Low-Power Applications), 2, ${ }^{\text {1, }}$ (continued)

| No. | Characteristics | Symbol | Expression | $20 \mathrm{MHz}{ }^{4}$ |  | $30 \mathrm{MHz}{ }^{4}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max | Min | Max |  |
| 137 | $\overline{\mathrm{CAS}}$ assertion pulse width | $\mathrm{t}_{\text {CAS }}$ | $0.75 \times \mathrm{T}_{C}-4.0$ | 33.5 | - | 21.0 | - | ns |
| 138 | Last $\overline{\mathrm{CAS}}$ deassertion to $\overline{\mathrm{RAS}}$ deassertion ${ }^{5}$ <br> - BRW[1:0] = 00 <br> - BRW[1:0] = 01 <br> - BRW[1:0] = 10 <br> - $\operatorname{BRW}[1: 0]=11$ | ${ }^{\text {CRRP }}$ | $\begin{aligned} & 1.75 \times T_{C}-6.0 \\ & 3.25 \times T_{C}-6.0 \\ & 4.25 \times T_{C}-6.0 \\ & 6.25 \times T_{C}-6.0 \end{aligned}$ | $\begin{gathered} 81.5 \\ 156.5 \\ 206.5 \\ 306.5 \end{gathered}$ | $\begin{aligned} & - \\ & - \\ & - \end{aligned}$ | $\begin{gathered} 52.3 \\ 102.2 \\ 135.5 \\ 202.1 \end{gathered}$ | $\begin{aligned} & - \\ & - \\ & - \end{aligned}$ | ns |
| 139 | $\overline{\text { CAS }}$ deassertion pulse width | $\mathrm{t}_{\mathrm{CP}}$ | $0.5 \times \mathrm{T}_{\mathrm{C}}-4.0$ | 21.0 | - | 12.7 | - | ns |
| 140 | Column address valid to $\overline{\mathrm{CAS}}$ assertion | $\mathrm{t}_{\text {ASC }}$ | $0.5 \times \mathrm{T}_{\mathrm{C}}-4.0$ | 21.0 | - | 12.7 | - | ns |
| 141 | $\overline{\mathrm{CAS}}$ assertion to column address not valid | $\mathrm{t}_{\mathrm{CAH}}$ | $0.75 \times \mathrm{T}_{\mathrm{C}}-4.0$ | 33.5 | - | 21.0 | - | ns |
| 142 | Last column address valid to $\overline{\mathrm{RAS}}$ deassertion | $t_{\text {RAL }}$ | $2 \times \mathrm{T}_{\mathrm{C}}-4.0$ | 96.0 | - | 62.7 | - | ns |
| 143 | $\overline{\mathrm{WR}}$ deassertion to $\overline{\mathrm{CAS}}$ assertion | $t_{\text {RCS }}$ | $0.75 \times \mathrm{T}_{\mathrm{C}}-3.8$ | 33.7 | - | 21.2 | - | ns |
| 144 | $\overline{\mathrm{CAS}}$ deassertion to $\overline{\mathrm{WR}}$ assertion | $\mathrm{t}_{\mathrm{RCH}}$ | $0.25 \times \mathrm{T}_{\mathrm{C}}-3.7$ | 8.8 | - | 4.6 | - | ns |
| 145 | $\overline{\mathrm{CAS}}$ assertion to $\overline{\mathrm{WR}}$ deassertion | ${ }^{\text {twCH }}$ | $0.5 \times \mathrm{T}_{\mathrm{C}}-4.2$ | 20.8 | - | 12.5 | - | ns |
| 146 | $\overline{\mathrm{WR}}$ assertion pulse width | $t_{\text {WP }}$ | $1.5 \times \mathrm{T}_{\mathrm{C}}-4.5$ | 70.5 | - | 45.5 | - | ns |
| 147 | Last WR assertion to $\overline{\text { RAS }}$ deassertion | $\mathrm{t}_{\text {RWL }}$ | $1.75 \times \mathrm{T}_{\mathrm{C}}-4.3$ | 83.2 | - | 54.0 | - | ns |
| 148 | $\overline{\mathrm{WR}}$ assertion to $\overline{\mathrm{CAS}}$ deassertion | ${ }^{\text {t }}$ WWL | $1.75 \times \mathrm{T}_{\mathrm{C}}-4.3$ | 83.2 | - | 54.0 | - | ns |
| 149 | Data valid to $\overline{\mathrm{CAS}}$ assertion (Write) | $t_{\text {DS }}$ | $0.25 \times \mathrm{T}_{\mathrm{C}}-4.0$ | 8.5 | - | 4.3 | - | ns |
| 150 | $\overline{\mathrm{CAS}}$ assertion to data not valid (write) | $t_{\text {DH }}$ | $0.75 \times \mathrm{T}_{\mathrm{C}}-4.0$ | 33.5 | - | 21.0 | - | ns |
| 151 | $\overline{\mathrm{WR}}$ assertion to $\overline{\mathrm{CAS}}$ assertion | $t_{\text {wCs }}$ | $\mathrm{T}_{\mathrm{C}}-4.3$ | 45.7 | - | 29.0 | - | ns |
| 152 | Last $\overline{\mathrm{RD}}$ assertion to $\overline{\mathrm{RAS}}$ deassertion | $\mathrm{t}_{\mathrm{ROH}}$ | $1.5 \times \mathrm{T}_{\mathrm{C}}-4.0$ | 71.0 | - | 46.0 | - | ns |
| 153 | $\overline{\mathrm{RD}}$ assertion to data valid | $t_{G A}$ | $\mathrm{T}_{\mathrm{C}}-7.5$ | - | 42.5 | - | 25.8 | ns |
| 154 | $\overline{\mathrm{RD}}$ deassertion to data not valid ${ }^{6}$ | $\mathrm{t}_{\mathrm{GZ}}$ |  | 0.0 | - | 0.0 | - | ns |
| 155 | $\overline{\mathrm{WR}}$ assertion to data active |  | $0.75 \times \mathrm{T}_{\mathrm{C}}-0.3$ | 37.2 | - | 24.7 | - | ns |
| 156 | $\overline{\text { WR }}$ deassertion to data high impedance |  | $0.25 \times \mathrm{T}_{\mathrm{C}}$ | - | 12.5 | - | 8.3 | ns |

1 The number of wait states for Page mode access is specified in the DCR.
2 The refresh period is specified in the DCR.
${ }^{3}$ All the timings are calculated for the worst case. Some of the timings are better for specific cases (e.g., $t_{P C}$ equals $2 \times T_{C}$ for read-after-read or write-after-write sequences).
4 Reduced DSP clock speed allows use of Page Mode DRAM with one Wait state. See Figure 3-13.
5 BRW[1:0] (DRAM control register bits) defines the number of wait states that should be inserted in each DRAM out-of-page access.
$6 \overline{\mathrm{RD}}$ deassertion will always occur after $\overline{\mathrm{CAS}}$ deassertion; therefore, the restricted timing is $\mathrm{t}_{\mathrm{OFF}}$ and not $\mathrm{t}_{\mathrm{GZ}}$.

Table 3-10 DRAM Page Mode Timings, Two Wait States ${ }^{\text {1, 2, 3, } 4}$

| No. | Characteristics | Symbol | Expression | 80 MHz |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max |  |
| 131 | Page mode cycle time for two consecutive accesses of the same direction ${ }^{5}$ <br> Page mode cycle time for mixed (read and write) accesses. ${ }^{5}$ | $t_{\text {PC }}$ | $\begin{gathered} 3 \times \mathrm{T}_{\mathrm{C}} \\ 2.75 \times \mathrm{Tc} \end{gathered}$ | $\begin{aligned} & 37.5 \\ & 34.4 \end{aligned}$ |  | ns |
| 132 | $\overline{\text { CAS }}$ assertion to data valid (read) | $t_{\text {CAC }}$ | $1.5 \times \mathrm{T}_{\mathrm{C}}-6.5$ | - | 12.3 | ns |
| 133 | Column address valid to data valid (read) | $\mathrm{t}_{\mathrm{AA}}$ | $2.5 \times \mathrm{T}_{C}-6.5$ | - | 24.8 | ns |
| 134 | $\overline{\text { CAS }}$ deassertion to data not valid (read hold time) | $\mathrm{t}_{\text {OFF }}$ |  | 0.0 | - | ns |
| 135 | Last $\overline{\mathrm{CAS}}$ assertion to $\overline{\mathrm{RAS}}$ deassertion | $\mathrm{t}_{\text {RSH }}$ | $1.75 \times \mathrm{T}_{\mathrm{C}}-4.0$ | 17.9 | - | ns |
| 136 | Previous $\overline{\mathrm{CAS}}$ deassertion to $\overline{\mathrm{RAS}}$ deassertion | $t_{\text {RHCP }}$ | $3.25 \times \mathrm{T}_{\mathrm{C}}-4.0$ | 36.6 | - | ns |
| 137 | $\overline{\mathrm{CAS}}$ assertion pulse width | $\mathrm{t}_{\text {CAS }}$ | $1.5 \times \mathrm{T}_{\mathrm{C}}-4.0$ | 14.8 | - | ns |
| 138 | Last $\overline{\mathrm{CAS}}$ deassertion to $\overline{\mathrm{RAS}}$ deassertion ${ }^{6}$ <br> - BRW[1:0] = 00 <br> - BRW[1:0] = 01 <br> - BRW[1:0] = 10 <br> - $\operatorname{BRW}[1: 0]=11$ | $\mathrm{t}_{\text {CRP }}$ | $\begin{aligned} & 2.0 \times T_{C}-6.0 \\ & 3.5 \times T_{C}-6.0 \\ & 4.5 \times T_{C}-6.0 \\ & 6.5 \times T_{C}-6.0 \end{aligned}$ | $\begin{aligned} & 19.0 \\ & 37.8 \\ & 50.3 \\ & 75.3 \end{aligned}$ | $\begin{aligned} & - \\ & - \\ & - \end{aligned}$ | ns |
| 139 | $\overline{\text { CAS }}$ deassertion pulse width | $\mathrm{t}_{\mathrm{CP}}$ | $1.25 \times \mathrm{T}_{\mathrm{C}}-4.0$ | 11.6 | - | ns |
| 140 | Column address valid to $\overline{\mathrm{CAS}}$ assertion | $\mathrm{t}_{\text {ASC }}$ | $\mathrm{T}_{\mathrm{C}}-4.0$ | 8.5 | - | ns |
| 141 | $\overline{\text { CAS }}$ assertion to column address not valid | $\mathrm{t}_{\text {CAH }}$ | $1.75 \times \mathrm{T}_{\mathrm{C}}-4.0$ | 17.9 | - | ns |
| 142 | Last column address valid to $\overline{\mathrm{RAS}}$ deassertion | $t_{\text {RAL }}$ | $3 \times \mathrm{T}_{\mathrm{C}}-4.0$ | 33.5 | - | ns |
| 143 | $\overline{\text { WR }}$ deassertion to $\overline{C A S}$ assertion | $t_{\text {RCS }}$ | $1.25 \times \mathrm{T}_{\mathrm{C}}-3.8$ | 11.8 | - | ns |
| 144 | $\overline{\mathrm{CAS}}$ deassertion to $\overline{W R}$ assertion | $\mathrm{t}_{\mathrm{RCH}}$ | $0.5 \times \mathrm{T}_{\mathrm{C}}-3.7$ | 2.6 | - | ns |
| 145 | $\overline{\mathrm{CAS}}$ assertion to $\overline{\mathrm{WR}}$ deassertion | $t_{\text {WCH }}$ | $1.5 \times \mathrm{T}_{\mathrm{C}}-4.2$ | 14.6 | - | ns |
| 146 | $\overline{\text { WR }}$ assertion pulse width | $t_{W P}$ | $2.5 \times \mathrm{T}_{\mathrm{C}}-4.5$ | 26.8 | - | ns |
| 147 | Last $\overline{W R}$ assertion to $\overline{\mathrm{RAS}}$ deassertion | $\mathrm{t}_{\text {RWL }}$ | $2.75 \times \mathrm{T}_{\mathrm{C}}-4.3$ | 30.1 | - | ns |
| 148 | $\overline{\mathrm{WR}}$ assertion to $\overline{\mathrm{CAS}}$ deassertion | ${ }^{\text {t }}$ WL | $2.5 \times \mathrm{T}_{\mathrm{C}}-4.3$ | 27.0 | - | ns |
| 149 | Data valid to $\overline{\mathrm{CAS}}$ assertion (write) | $t_{\text {DS }}$ | $0.25 \times \mathrm{T}_{\mathrm{C}}-3.0$ | 0.1 | - | ns |
| 150 | $\overline{\mathrm{CAS}}$ assertion to data not valid (write) | $t_{\text {DH }}$ | $1.75 \times \mathrm{T}_{\mathrm{C}}-4.0$ | 17.9 | - | ns |
| 151 | $\overline{\mathrm{WR}}$ assertion to $\overline{\mathrm{CAS}}$ assertion | $t_{\text {wCS }}$ | $\mathrm{T}_{\mathrm{C}}-4.3$ | 8.2 | - | ns |
| 152 | Last $\overline{\mathrm{RD}}$ assertion to $\overline{\mathrm{RAS}}$ deassertion | $\mathrm{t}_{\mathrm{ROH}}$ | $2.5 \times \mathrm{T}_{\mathrm{C}}-4.0$ | 27.3 | - | ns |

DSP56362 Technical Data, Rev. 4

## External Memory Expansion Port (Port A)

Table 3-10 DRAM Page Mode Timings, Two Wait States ${ }^{\text {1, 2, 3, }} 4$ (continued)

| No. | Characteristics | Symbol | Expression | 80 MHz |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max |  |
| 153 | $\overline{\mathrm{RD}}$ assertion to data valid | $\mathrm{t}_{\text {GA }}$ | $1.75 \times \mathrm{T}_{\mathrm{C}}-6.5$ | - | 15.4 | ns |
| 154 | $\overline{\mathrm{RD}}$ deassertion to data not valid ${ }^{7}$ | $t_{G Z}$ |  | 0.0 | - | ns |
| 155 | $\overline{W R}$ assertion to data active |  | $0.75 \times \mathrm{T}_{\mathrm{C}}-0.3$ | 9.1 | - | ns |
| 156 | $\overline{\text { WR }}$ deassertion to data high impedance |  | $0.25 \times \mathrm{T}_{\mathrm{C}}$ | - | 3.1 | ns |

1 The number of wait states for Page mode access is specified in the DCR.
2 The refresh period is specified in the DCR.
3 The asynchronous delays specified in the expressions are valid for DSP56362.
4 All the timings are calculated for the worst case. Some of the timings are better for specific cases (e.g., $t_{P C}$ equals $3 \times T_{C}$ for read-after-read or write-after-write sequences).
5 There are not any fast enough DRAMs to fit to two wait states Page mode @ 100MHz. See Figure 3-13.
6 BRW[1:0] (DRAM Control Register bits) defines the number of wait states that should be inserted in each DRAM out-of-page access.
$7 \overline{\mathrm{RD}}$ deassertion will always occur after $\overline{\mathrm{CAS}}$ deassertion; therefore, the restricted timing is $\mathrm{t}_{\mathrm{OFF}}$ and not $\mathrm{t}_{\mathrm{GZ}}$.
Table 3-11 DRAM Page Mode Timings, Three Wait States ${ }^{1,2,3,4}$

| No. | Characteristics | Symbol | Expression | 100 MHz |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max |  |
| 131 | Page mode cycle time for two consecutive accesses of the same direction <br> Page mode cycle time for mixed (read and write) accesses. | ${ }^{\text {tPC }}$ | $\begin{gathered} 4 \times \mathrm{T}_{\mathrm{C}} \\ 3.5 \times \mathrm{Tc} \end{gathered}$ | $\begin{aligned} & 40.0 \\ & 35.0 \end{aligned}$ |  | ns |
| 132 | $\overline{\text { CAS }}$ assertion to data valid (read) | $\mathrm{t}_{\text {CAC }}$ | $\begin{gathered} 100 \mathrm{MHz}: \\ 2 \times \mathrm{T}_{\mathrm{C}}-7.0 \end{gathered}$ | - | 13.0 | ns |
| 133 | Column address valid to data valid (read) | $t_{\text {AA }}$ | $\begin{gathered} 100 \mathrm{MHz}: \\ 3 \times \mathrm{T}_{\mathrm{C}}-7.0 \end{gathered}$ | - | 23.0 | ns |
| 134 | $\overline{\text { CAS }}$ deassertion to data not valid (read hold time) | $\mathrm{t}_{\text {OFF }}$ |  | 0.0 | - | ns |
| 135 | Last $\overline{\mathrm{CAS}}$ assertion to $\overline{\mathrm{RAS}}$ deassertion | $\mathrm{t}_{\text {RSH }}$ | $2.5 \times \mathrm{T}_{\mathrm{C}}-4.0$ | 21.0 | - | ns |
| 136 | Previous $\overline{\mathrm{CAS}}$ deassertion to $\overline{\mathrm{RAS}}$ deassertion | $\mathrm{t}_{\text {RHCP }}$ | $4.5 \times \mathrm{T}_{\mathrm{C}}-4.0$ | 41.0 | - | ns |
| 137 | $\overline{\mathrm{CAS}}$ assertion pulse width | $\mathrm{t}_{\text {CAS }}$ | $2 \times \mathrm{T}_{\mathrm{C}}-4.0$ | 16.0 | - | ns |
| 138 | Last $\overline{\mathrm{CAS}}$ deassertion to $\overline{\text { RAS }}$ assertion ${ }^{5}$ <br> - BRW[1:0] = 00 <br> - $\operatorname{BRW}[1: 0]=01$ <br> - $\operatorname{BRW}[1: 0]=10$ <br> - $\operatorname{BRW}[1: 0]=11$ | ${ }^{\text {cher }}$ | $\begin{aligned} & 2.25 \times \mathrm{T}_{\mathrm{C}}-6.0 \\ & 3.75 \times \mathrm{T}_{\mathrm{C}}-6.0 \\ & 4.75 \times \mathrm{T}_{\mathrm{C}}-6.0 \\ & 6.75 \times \mathrm{T}_{\mathrm{C}}-6.0 \end{aligned}$ | $\begin{gathered} - \\ - \\ 41.5 \\ 61.5 \end{gathered}$ | $\begin{aligned} & - \\ & - \\ & - \end{aligned}$ | ns |

DSP56362 Technical Data, Rev. 4

Table 3-11 DRAM Page Mode Timings, Three Wait States ${ }^{\text {1, 2, 3, }}$ (continued)

| No. | Characteristics | Symbol | Expression | 100 MHz |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max |  |
| 139 | $\overline{\text { CAS }}$ deassertion pulse width | $\mathrm{t}_{\mathrm{CP}}$ | $1.5 \times \mathrm{T}_{\mathrm{C}}-4.0$ | 11.0 | - | ns |
| 140 | Column address valid to $\overline{\mathrm{CAS}}$ assertion | $\mathrm{t}_{\text {ASC }}$ | $\mathrm{T}_{\mathrm{C}}-4.0$ | 6.0 | - | ns |
| 141 | $\overline{\text { CAS }}$ assertion to column address not valid | $\mathrm{t}_{\text {CAH }}$ | $2.5 \times \mathrm{T}_{\mathrm{C}}-4.0$ | 21.0 | - | ns |
| 142 | Last column address valid to $\overline{\mathrm{RAS}}$ deassertion | $t_{\text {RAL }}$ | $4 \times \mathrm{T}_{\mathrm{C}}-4.0$ | 36.0 | - | ns |
| 143 | $\overline{\mathrm{WR}}$ deassertion to $\overline{\mathrm{CAS}}$ assertion | $t_{\text {RCS }}$ | $\begin{gathered} 100 \mathrm{MHz}: \\ 1.25 \times \mathrm{T}_{\mathrm{C}}-4.0 \end{gathered}$ | 8.5 |  | ns |
| 144 | $\overline{\mathrm{CAS}}$ deassertion to $\overline{\mathrm{WR}}$ assertion | $\mathrm{t}_{\mathrm{RCH}}$ | $\begin{gathered} 100 \mathrm{MHz}: \\ 0.75 \times \mathrm{T}_{\mathrm{C}}-4.0 \end{gathered}$ | 3.5 |  | ns |
| 145 | $\overline{\mathrm{CAS}}$ assertion to $\overline{\mathrm{WR}}$ deassertion | $t_{\text {WCH }}$ | $2.25 \times \mathrm{T}_{\mathrm{C}}-4.2$ | 18.3 | - | ns |
| 146 | $\overline{\text { WR }}$ assertion pulse width | $t_{\text {WP }}$ | $3.5 \times \mathrm{T}_{\mathrm{C}}-4.5$ | 30.5 | - | ns |
| 147 | Last $\overline{\mathrm{WR}}$ assertion to $\overline{\mathrm{RAS}}$ deassertion | $\mathrm{t}_{\text {RWL }}$ | $3.75 \times \mathrm{T}_{\mathrm{C}}-4.3$ | 33.2 | - | ns |
| 148 | $\overline{\mathrm{WR}}$ assertion to $\overline{\mathrm{CAS}}$ deassertion | ${ }^{\text {chwL }}$ | $3.25 \times \mathrm{T}_{\mathrm{C}}-4.3$ | 28.2 | - | ns |
| 149 | Data valid to $\overline{\mathrm{CAS}}$ assertion (write) | $t_{\text {DS }}$ | $0.5 \times \mathrm{T}_{\mathrm{C}}-4.0$ | 1.0 | - | ns |
| 150 | $\overline{\mathrm{CAS}}$ assertion to data not valid (write) | $t_{\text {DH }}$ | $2.5 \times \mathrm{T}_{\mathrm{C}}-4.0$ | 21.0 | - | ns |
| 151 | $\overline{\mathrm{WR}}$ assertion to $\overline{\mathrm{CAS}}$ assertion | $t_{\text {wCs }}$ | $1.25 \times \mathrm{T}_{\mathrm{C}}-4.3$ | 8.2 | - | ns |
| 152 | Last $\overline{\mathrm{RD}}$ assertion to $\overline{\mathrm{RAS}}$ deassertion | $\mathrm{t}_{\mathrm{ROH}}$ | $3.5 \times \mathrm{T}_{\mathrm{C}}-4.0$ | 31.0 | - | ns |
| 153 | $\overline{\mathrm{RD}}$ assertion to data valid | $\mathrm{t}_{\mathrm{GA}}$ | $\begin{gathered} 100 \mathrm{MHz}: \\ 2.5 \times \mathrm{T}_{\mathrm{C}}-7.0 \end{gathered}$ | - | 18.0 | ns |
| 154 | $\overline{\mathrm{RD}}$ deassertion to data not valid ${ }^{6}$ | $\mathrm{t}_{\mathrm{GZ}}$ |  | 0.0 | - | ns |
| 155 | $\overline{\mathrm{WR}}$ assertion to data active |  | $0.75 \times \mathrm{T}_{\mathrm{C}}-0.3$ | 7.2 | - | ns |
| 156 | $\overline{\mathrm{WR}}$ deassertion to data high impedance |  | $0.25 \times \mathrm{T}_{\mathrm{C}}$ | - | 2.5 | ns |
| 1 The number of wait states for Page mode access is specified in the DCR. |  |  |  |  |  |  |
| 2 The refresh period is specified in the DCR. |  |  |  |  |  |  |
| 3 The asynchronous delays specified in the expressions are valid for DSP56362. |  |  |  |  |  |  |
| 4 All the timings are calculated for the worst case. Some of the timings are better for specific cases (e.g., $t_{\text {PC }}$ equals $4 \times T_{C}$ for read-after-read or write-after-write sequences). |  |  |  |  |  |  |
| ${ }^{5}$ BRW[1:0] (DRAM control register bits) defines the number of wait states that should be inserted in each DRAM out-of page-access. |  |  |  |  |  |  |
| $6 \overline{\mathrm{RD}}$ deassertion will always occur after $\overline{\mathrm{CAS}}$ deassertion; therefore, the restricted timing is $\mathrm{t}_{\text {OFF }}$ and not $\mathrm{t}_{\mathrm{Gz}}$. |  |  |  |  |  |  |

## External Memory Expansion Port (Port A)

Table 3-12 DRAM Page Mode Timings, Four Wait States 100 and 120MHz1, 2, 3, 4

| No. | Characteristics | Symbol | Expression | 100 MHz |  | 120 MHz |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max | Min | Max |  |
| 131 | Page mode cycle time for two consecutive accesses of the same direction <br> Page mode cycle time for mixed (read and write) accesses. | $t_{P C}$ | $\begin{aligned} & 5 \times \mathrm{T}_{\mathrm{C}} \\ & 4.5 \times \mathrm{T}_{\mathrm{C}} \end{aligned}$ | $\begin{aligned} & 50.0 \\ & 45.0 \end{aligned}$ | $\begin{aligned} & - \\ & - \end{aligned}$ | $\begin{aligned} & 41.7 \\ & 37.5 \end{aligned}$ |  | ns |
| 132 | $\overline{\mathrm{CAS}}$ assertion to data valid (read) | $\mathrm{t}_{\text {CAC }}$ | $\begin{gathered} 100 \mathrm{MHz}: \\ 2.75 \times \mathrm{T}_{\mathrm{C}}-7.0 \end{gathered}$ | - | $20.5$ | - | $15.9$ | ns |
| 133 | Column address valid to data valid (read) | $\mathrm{t}_{\mathrm{AA}}$ | $\begin{gathered} 100 \mathrm{MHz}: \\ 3.75 \times \mathrm{T}_{\mathrm{C}}-7.0 \end{gathered}$ | - | 30.5 | - | 24.2 | ns |
| 134 | $\overline{\text { CAS }}$ deassertion to data not valid (read hold time) | $\mathrm{t}_{\text {OFF }}$ |  | 0.0 | - | 0.0 | - | ns |
| 135 | Last $\overline{\mathrm{CAS}}$ assertion to $\overline{\mathrm{RAS}}$ deassertion | $t_{\text {RSH }}$ | $3.5 \times \mathrm{T}_{C}-4.0$ | 31.0 | - | 25.2 | - | ns |
| 136 | Previous $\overline{\mathrm{CAS}}$ deassertion to $\overline{\mathrm{RAS}}$ deassertion | $\mathrm{t}_{\mathrm{RHCP}}$ | $6 \times \mathrm{T}_{\mathrm{C}}-4.0$ | 56.0 | - | 46.0 | - | ns |
| 137 | $\overline{\text { CAS }}$ assertion pulse width | $\mathrm{t}_{\text {CAS }}$ | $2.5 \times \mathrm{T}_{C}-4.0$ | 21.0 | - | 16.8 | - | ns |
| 138 | Last $\overline{\mathrm{CAS}}$ deassertion to $\overline{\mathrm{RAS}}$ assertion ${ }^{5}$ $\begin{aligned} & \operatorname{BRW}[1: 0]=00 \\ & \operatorname{BRW}[1: 0]=01 \\ & \operatorname{BRW}[1: 0]=10 \\ & \operatorname{BRW}[1: 0]=11 \end{aligned}$ | ${ }^{\text {t }}$ CRP | $\begin{aligned} & 2.75 \times T_{C}-6.0 \\ & 4.25 \times T_{C}-6.0 \\ & 5.25 \times T_{C}-6.0 \\ & 7.25 \times T_{C}-6.0 \end{aligned}$ | $\begin{gathered} - \\ - \\ 46.5 \\ 66.5 \end{gathered}$ | - - - | $\begin{gathered} - \\ - \\ 37.7 \\ 54.4 \end{gathered}$ | - - - | ns |
| 139 | $\overline{\text { CAS }}$ deassertion pulse width | $\mathrm{t}_{\mathrm{CP}}$ | $2 \times \mathrm{T}_{\mathrm{C}}-4.0$ | 16.0 | - | 12.7 | - | ns |
| 140 | Column address valid to $\overline{\mathrm{CAS}}$ assertion | $\mathrm{t}_{\text {ASC }}$ | $\mathrm{T}_{\mathrm{C}}-4.0$ | 6.0 | - | 4.3 | - | ns |
| 141 | $\overline{\text { CAS }}$ assertion to column address not valid | $\mathrm{t}_{\text {CAH }}$ | $3.5 \times \mathrm{T}_{\mathrm{C}}-4.0$ | 31.0 | - | 25.2 | - | ns |
| 142 | Last column address valid to $\overline{\mathrm{RAS}}$ deassertion | $t_{\text {RAL }}$ | $5 \times \mathrm{T}_{\mathrm{C}}-4.0$ | 46.0 | - | 37.7 | - | ns |
| 143 | $\overline{\text { WR }}$ deassertion to $\overline{\mathrm{CAS}}$ assertion | $t_{\text {RCS }}$ | $\begin{gathered} 100 \mathrm{MHz}: \\ 1.25 \times \mathrm{T}_{\mathrm{C}}-4.0 \end{gathered}$ | 8.5 | - | 6.4 | - | ns |
| 144 | $\overline{\mathrm{CAS}}$ deassertion to $\overline{\mathrm{WR}}$ assertion | $\mathrm{t}_{\mathrm{RCH}}$ | $\begin{gathered} 100 \mathrm{MHz}: \\ 1.25 \times \mathrm{T}_{\mathrm{C}}-4.0 \end{gathered}$ | 8.5 | - | 6.4 | - | ns |
| 145 | $\overline{\mathrm{CAS}}$ assertion to $\overline{\mathrm{WR}}$ deassertion | ${ }^{\text {twCH }}$ | $3.25 \times \mathrm{T}_{\mathrm{C}}-4.2$ | 28.3 | - | 22.9 | - | ns |
| 146 | $\overline{\mathrm{WR}}$ assertion pulse width | $t_{\text {WP }}$ | $4.5 \times \mathrm{T}_{\mathrm{C}}-4.5$ | 40.5 | - | 33.0 | - | ns |
| 147 | Last $\overline{\mathrm{WR}}$ assertion to $\overline{\mathrm{RAS}}$ deassertion | $t_{\text {RWL }}$ | $4.75 \times \mathrm{T}_{\mathrm{C}}-4.3$ | 43.2 | - | 35.3 | - | ns |
| 148 | $\overline{\text { WR }}$ assertion to $\overline{C A S}$ deassertion | ${ }^{\text {t }}$ CWL | $3.75 \times \mathrm{T}_{\mathrm{C}}-4.3$ | 33.2 | - | 26.9 | - | ns |

DSP56362 Technical Data, Rev. 4

Table 3-12 DRAM Page Mode Timings, Four Wait States 100 and 120MHz1, 2, 3, 4 (continued)

| No. | Characteristics | Symbol | Expression | 100 MHz |  | 120 MHz |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max | Min | Max |  |
| 149 | Data valid to $\overline{\mathrm{CAS}}$ assertion (write) | ${ }^{\text {t }}$ S | $0.5 \times \mathrm{T}_{\mathrm{C}}-4.0$ | 1.0 | - | 0.2 | - | ns |
| 150 | $\overline{\mathrm{CAS}}$ assertion to data not valid (write) | $t_{\text {DH }}$ | $3.5 \times \mathrm{T}_{\mathrm{C}}-4.0$ | 31.0 | - | 25.2 | - | ns |
| 151 | $\overline{\text { WR }}$ assertion to $\overline{\mathrm{CAS}}$ assertion | ${ }^{\text {twCs }}$ | $1.25 \times \mathrm{T}_{\mathrm{C}}-4.3$ | 8.2 | - | 6.1 | - | ns |
| 152 | Last $\overline{\mathrm{RD}}$ assertion to $\overline{\mathrm{RAS}}$ deassertion | $\mathrm{t}_{\mathrm{ROH}}$ | $4.5 \times \mathrm{T}_{\mathrm{C}}-4.0$ | 41.0 | - | 33.5 | - | ns |
| 153 | $\overline{\mathrm{RD}}$ assertion to data valid | $t_{\text {GA }}$ | 100 MHz : $3.25 \times T_{C}-7.0$ | - |  | - | 20.1 | ns |
| 154 | $\overline{\mathrm{RD}}$ deassertion to data not valid ${ }^{6}$ | $\mathrm{t}_{\mathrm{GZ}}$ |  | 0.0 | - | 0.0 | - | ns |
| 155 | $\overline{W R}$ assertion to data active |  | $0.75 \times \mathrm{T}_{\mathrm{C}}-0.3$ | 7.2 | - | 5.9 |  | ns |
| 156 | $\overline{\text { WR }}$ deassertion to data high impedance |  | $0.25 \times \mathrm{T}_{\mathrm{C}}$ | - | 2.5 | - | 2.1 | ns |

1 The number of wait states for Page mode access is specified in the DCR.
2 The refresh period is specified in the DCR.
3 The asynchronous delays specified in the expressions are valid for DSP56362.
4 All the timings are calculated for the worst case. Some of the timings are better for specific cases (e.g., $t_{P C}$ equals $3 \times T_{C}$ for read-after-read or write-after-write sequences).
5 BRW[1:0] (DRAM control register bits) defines the number of wait states that should be inserted in each DRAM out-of-page access.
$6 \overline{\mathrm{RD}}$ deassertion will always occur after $\overline{\mathrm{CAS}}$ deassertion; therefore, the restricted timing is $\mathrm{t}_{\mathrm{OFF}}$ and not $\mathrm{t}_{\mathrm{GZ}}$.

## External Memory Expansion Port (Port A)



Figure 3-14 DRAM Page Mode Write Accesses


Figure 3-15 DRAM Page Mode Read Accesses

## External Memory Expansion Port (Port A)



AA0475
Figure 3-16 DRAM Out-of-Page Wait States Selection Guide
Table 3-13 DRAM Out-of-Page and Refresh Timings, Four Wait States ${ }^{1,2}$

| No. | Characteristics ${ }^{3}$ | Symbol | Expression | $20 \mathrm{MHz}{ }^{4}$ |  | $30 \mathrm{MHz}{ }^{4}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max | Min | Max |  |
| 157 | Random read or write cycle time | $t_{\text {RC }}$ | $5 \times \mathrm{T}_{\mathrm{C}}$ | 250.0 | - | 166.7 | - | ns |
| 158 | $\overline{\mathrm{RAS}}$ assertion to data valid (read) | $t_{\text {RAC }}$ | $2.75 \times \mathrm{T}_{\mathrm{C}}-7.5$ | - | 130.0 | - | 84.2 | ns |
| 159 | $\overline{\text { CAS }}$ assertion to data valid (read) | $\mathrm{t}_{\text {CAC }}$ | $1.25 \times \mathrm{T}_{\mathrm{C}}-7.5$ | - | 55.0 | - | 34.2 | ns |
| 160 | Column address valid to data valid (read) | $t_{\text {AA }}$ | $1.5 \times \mathrm{T}_{\mathrm{C}}-7.5$ | - | 67.5 | - | 42.5 | ns |
| 161 | $\overline{\mathrm{CAS}}$ deassertion to data not valid (read hold time) | $\mathrm{t}_{\text {OFF }}$ |  | 0.0 | - | 0.0 | - | ns |
| 162 | $\overline{\mathrm{RAS}}$ deassertion to $\overline{\mathrm{RAS}}$ assertion | $t_{\text {RP }}$ | $1.75 \times \mathrm{T}_{\mathrm{C}}-4.0$ | 83.5 | - | 54.3 | - | ns |
| 163 | $\overline{\text { RAS }}$ assertion pulse width | $t_{\text {RAS }}$ | $3.25 \times \mathrm{T}_{C}-4.0$ | 158.5 | - | 104.3 | - | ns |
| 164 | $\overline{\mathrm{CAS}}$ assertion to $\overline{\mathrm{RAS}}$ deassertion | $t_{\text {RSH }}$ | $1.75 \times \mathrm{T}_{\mathrm{C}}-4.0$ | 83.5 | - | 54.3 | - | ns |

Table 3-13 DRAM Out-of-Page and Refresh Timings, Four Wait States ${ }^{1,2}$ (continued)

| No. | Characteristics ${ }^{3}$ | Symbol | Expression | $20 \mathrm{MHz}{ }^{4}$ |  | $30 \mathrm{MHz}{ }^{4}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max | Min | Max |  |
| 165 | $\overline{\mathrm{RAS}}$ assertion to $\overline{\mathrm{CAS}}$ deassertion | $\mathrm{t}_{\text {CSH }}$ | $2.75 \times \mathrm{T}_{\mathrm{C}}-4.0$ | 133.5 | - | 87.7 | - | ns |
| 166 | $\overline{\mathrm{CAS}}$ assertion pulse width | ${ }^{\text {chas }}$ | $1.25 \times \mathrm{T}_{\mathrm{C}}-4.0$ | 58.5 | - | 37.7 | - | ns |
| 167 | $\overline{\mathrm{RAS}}$ assertion to $\overline{\mathrm{CAS}}$ assertion | $t_{\text {RCD }}$ | $1.5 \times \mathrm{T}_{\mathrm{C}} \pm 2$ | 73.0 | 77.0 | 48.0 | 52.0 | ns |
| 168 | $\overline{\mathrm{RAS}}$ assertion to column address valid | $t_{\text {RAD }}$ | $1.25 \times \mathrm{T}_{\mathrm{C}} \pm 2$ | 60.5 | 64.5 | 39.7 | 43.7 | ns |
| 169 | $\overline{\text { CAS }}$ deassertion to $\overline{\mathrm{RAS}}$ assertion | $\mathrm{t}_{\text {CRP }}$ | $2.25 \times \mathrm{T}_{\mathrm{C}}-4.0$ | 108.5 | - | 71.0 | - | ns |
| 170 | $\overline{\text { CAS }}$ deassertion pulse width | $\mathrm{t}_{\mathrm{CP}}$ | $1.75 \times \mathrm{T}_{\mathrm{C}}-4.0$ | 83.5 | - | 54.3 | - | ns |
| 171 | Row address valid to $\overline{\mathrm{RAS}}$ assertion | $t_{\text {ASR }}$ | $1.75 \times \mathrm{T}_{\mathrm{C}}-4.0$ | 83.5 | - | 54.3 | - | ns |
| 172 | $\overline{\mathrm{RAS}}$ assertion to row address not valid | $t_{\text {RAH }}$ | $1.25 \times \mathrm{T}_{\mathrm{C}}-4.0$ | 58.5 | - | 37.7 | - | ns |
| 173 | Column address valid to $\overline{\mathrm{CAS}}$ assertion | $t_{\text {ASC }}$ | $0.25 \times \mathrm{T}_{\mathrm{C}}-4.0$ | 8.5 | - | 4.3 | - | ns |
| 174 | $\overline{\text { CAS }}$ assertion to column address not valid | $\mathrm{t}_{\text {CAH }}$ | $1.75 \times \mathrm{T}_{\mathrm{C}}-4.0$ | 83.5 | - | 54.3 | - | ns |
| 175 | $\overline{\text { RAS }}$ assertion to column address not valid | $\mathrm{t}_{\text {AR }}$ | $3.25 \times \mathrm{T}_{\mathrm{C}}-4.0$ | 158.5 | - | 104.3 | - | ns |
| 176 | Column address valid to $\overline{\mathrm{RAS}}$ deassertion | $t_{\text {RAL }}$ | $2 \times \mathrm{T}_{\mathrm{C}}-4.0$ | 96.0 | - | 62.7 | - | ns |
| 177 | $\overline{\text { WR }}$ deassertion to $\overline{C A S}$ assertion | $t_{\text {RCS }}$ | $1.5 \times \mathrm{T}_{C}-3.8$ | 71.2 | - | 46.2 | - | ns |
| 178 | $\overline{\mathrm{CAS}}$ deassertion to $\overline{\mathrm{WR}}$ assertion | $\mathrm{t}_{\mathrm{RCH}}$ | $0.75 \times \mathrm{T}_{\mathrm{C}}-3.7$ | 33.8 | - | 21.3 | - | ns |
| 179 | $\overline{\mathrm{RAS}}$ deassertion to $\overline{\mathrm{WR}}$ assertion | $\mathrm{t}_{\text {RRH }}$ | $0.25 \times \mathrm{T}_{\mathrm{C}}-3.7$ | 8.8 | - | 4.6 | - | ns |
| 180 | $\overline{\text { CAS }}$ assertion to $\overline{W R}$ deassertion | ${ }^{\text {twCH }}$ | $1.5 \times \mathrm{T}_{\mathrm{C}}-4.2$ | 70.8 | - | 45.8 | - | ns |
| 181 | $\overline{\mathrm{RAS}}$ assertion to $\overline{\mathrm{WR}}$ deassertion | $t_{\text {WCR }}$ | $3 \times \mathrm{T}_{\mathrm{C}}-4.2$ | 145.8 | - | 95.8 | - | ns |
| 182 | WR assertion pulse width | $t_{\text {WP }}$ | $4.5 \times \mathrm{T}_{\mathrm{C}}-4.5$ | 220.5 | - | 145.5 | - | ns |
| 183 | $\overline{\mathrm{WR}}$ assertion to $\overline{\mathrm{RAS}}$ deassertion | $t_{\text {RWL }}$ | $4.75 \times \mathrm{T}_{\mathrm{C}}-4.3$ | 233.2 | - | 154.0 | - | ns |
| 184 | $\overline{\mathrm{WR}}$ assertion to $\overline{\mathrm{CAS}}$ deassertion | ${ }^{\text {t }}$ WL | $4.25 \times \mathrm{T}_{\mathrm{C}}-4.3$ | 208.2 | - | 137.4 | - | ns |
| 185 | Data valid to $\overline{\mathrm{CAS}}$ assertion (write) | $t_{\text {DS }}$ | $2.25 \times \mathrm{T}_{\mathrm{C}}-4.0$ | 108.5 | - | 71.0 | - | ns |
| 186 | $\overline{\mathrm{CAS}}$ assertion to data not valid (write) | $t_{\text {DH }}$ | $1.75 \times \mathrm{T}_{\mathrm{C}}-4.0$ | 83.5 | - | 54.3 | - | ns |
| 187 | $\overline{\text { RAS }}$ assertion to data not valid (write) | $t_{\text {DHR }}$ | $3.25 \times \mathrm{T}_{\mathrm{C}}-4.0$ | 158.5 | - | 104.3 | - | ns |
| 188 | $\overline{\mathrm{WR}}$ assertion to $\overline{\mathrm{CAS}}$ assertion | $t_{\text {wcs }}$ | $3 \times \mathrm{T}_{\mathrm{C}}-4.3$ | 145.7 | - | 95.7 | - | ns |
| 189 | $\overline{\mathrm{CAS}}$ assertion to $\overline{\mathrm{RAS}}$ assertion (refresh) | $\mathrm{t}_{\text {CSR }}$ | $0.5 \times \mathrm{T}_{\mathrm{C}}-4.0$ | 21.0 | - | 12.7 | - | ns |
| 190 | $\overline{\text { RAS }}$ deassertion to $\overline{\mathrm{CAS}}$ assertion (refresh) | $\mathrm{t}_{\text {RPC }}$ | $1.25 \times \mathrm{T}_{\mathrm{C}}-4.0$ | 58.5 | - | 37.7 | - | ns |

DSP56362 Technical Data, Rev. 4

## External Memory Expansion Port (Port A)

Table 3-13 DRAM Out-of-Page and Refresh Timings, Four Wait States ${ }^{1,2}$ (continued)

| No. | Characteristics ${ }^{3}$ | Symbol | Expression | $20 \mathrm{MHz}{ }^{4}$ |  | $30 \mathrm{MHz}{ }^{4}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max | Min | Max |  |
| 191 | $\overline{\mathrm{RD}}$ assertion to $\overline{\mathrm{RAS}}$ deassertion | $\mathrm{t}_{\mathrm{ROH}}$ | $4.5 \times \mathrm{T}_{\mathrm{C}}-4.0$ | 221.0 | - | 146.0 | - | ns |
| 192 | $\overline{\mathrm{RD}}$ assertion to data valid | $\mathrm{t}_{\mathrm{GA}}$ | $4 \times \mathrm{T}_{\mathrm{C}}-7.5$ | - | 192.5 | - | 125.8 | ns |
| 193 | $\overline{\mathrm{RD}}$ deassertion to data not valid ${ }^{3}$ | $\mathrm{t}_{\mathrm{GZ}}$ |  | 0.0 | - | 0.0 | - | ns |
| 194 | $\overline{\mathrm{WR}}$ assertion to data active |  | $0.75 \times \mathrm{T}_{\mathrm{C}}-0.3$ | 37.2 | - | 24.7 | - | ns |
| 195 | $\overline{\mathrm{WR}}$ deassertion to data high impedance |  | $0.25 \times \mathrm{T}_{\mathrm{C}}$ | - | 12.5 | - | 8.3 | ns |
| $\begin{array}{ll} 1 & \text { The } \\ 2 & \text { The } \\ 3 & \overline{\mathrm{RD}} \\ 4 & \text { Red } \end{array}$ | number of wait states for out of page access refresh period is specified in the DCR. deassertion will always occur after $\overline{\mathrm{CAS}}$ dea uced DSP clock speed allows use of DRAM | specified <br> rtion; the t-of-page | the DCR. <br> fore, the restrict cess with four | timing <br> it state | $\begin{aligned} & t_{\text {OFF }} \text { an } \\ & \text { See Fi } \end{aligned}$ | not $t_{G Z}$ <br> ure 3-1 |  |  |

Table 3-14 DRAM Out-of-Page and Refresh Timings, Eight Wait States ${ }^{1,2}$

| No. | Characteristics ${ }^{3}$ | Symbol | Expression ${ }^{4}$ | 80 MHz |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max |  |
| 157 | Random read or write cycle time | $t_{\text {RC }}$ | $9 \times \mathrm{T}_{\mathrm{C}}$ | 112.5 | - | ns |
| 158 | $\overline{\text { RAS }}$ assertion to data valid (read) | $t_{\text {RAC }}$ | $4.75 \times \mathrm{T}_{\mathrm{C}}-6.5$ |  | 52.9 | ns |
| 159 | $\overline{\mathrm{CAS}}$ assertion to data valid (read) | $\mathrm{t}_{\text {CAC }}$ | $2.25 \times \mathrm{T}_{\mathrm{C}}-6.5$ | - | 21.6 | ns |
| 160 | Column address valid to data valid (read) | $t_{\text {AA }}$ | $3 \times \mathrm{T}_{\mathrm{C}}-6.5$ | - | 31.0 | ns |
| 161 | $\overline{\mathrm{CAS}}$ deassertion to data not valid (read hold time) | $\mathrm{t}_{\text {OFF }}$ |  | 0.0 | - | ns |
| 162 | $\overline{\mathrm{RAS}}$ deassertion to $\overline{\mathrm{RAS}}$ assertion | $\mathrm{t}_{\mathrm{RP}}$ | $3.25 \times \mathrm{T}_{\mathrm{C}}-4.0$ | 36.6 | - | ns |
| 163 | $\overline{\text { RAS }}$ assertion pulse width | $t_{\text {RAS }}$ | $5.75 \times \mathrm{T}_{\mathrm{C}}-4.0$ | 67.9 | - | ns |
| 164 | $\overline{\mathrm{CAS}}$ assertion to $\overline{\mathrm{RAS}}$ deassertion | $\mathrm{t}_{\text {RSH }}$ | $3.25 \times \mathrm{T}_{\mathrm{C}}-4.0$ | 36.6 | - | ns |
| 165 | $\overline{\mathrm{RAS}}$ assertion to $\overline{\mathrm{CAS}}$ deassertion | $\mathrm{t}_{\mathrm{CSH}}$ | $4.75 \times \mathrm{T}_{\mathrm{C}}-4.0$ | 55.4 | - | ns |
| 166 | $\overline{\text { CAS }}$ assertion pulse width | $\mathrm{t}_{\text {CAS }}$ | $2.25 \times \mathrm{T}_{\mathrm{C}}-4.0$ | 24.1 | - | ns |
| 167 | $\overline{\mathrm{RAS}}$ assertion to $\overline{\mathrm{CAS}}$ assertion | $t_{\text {RCD }}$ | $2.5 \times \mathrm{T}_{\mathrm{C}} \pm 2$ | 29.3 | 33.3 | ns |
| 168 | $\overline{\mathrm{RAS}}$ assertion to column address valid | $t_{\text {RAD }}$ | $1.75 \times \mathrm{T}_{\mathrm{C}} \pm 2$ | 19.9 | 23.9 | ns |
| 169 | $\overline{\text { CAS }}$ deassertion to $\overline{\mathrm{RAS}}$ assertion | $\mathrm{t}_{\text {CRP }}$ | $4.25 \times \mathrm{T}_{\mathrm{C}}-4.0$ | 49.1 | - | ns |
| 170 | $\overline{\text { CAS }}$ deassertion pulse width | $\mathrm{t}_{\mathrm{CP}}$ | $2.75 \times \mathrm{T}_{\mathrm{C}}-4.0$ | 30.4 | - | ns |
| 171 | Row address valid to $\overline{\text { RAS }}$ assertion | $t_{\text {ASR }}$ | $3.25 \times \mathrm{T}_{\mathrm{C}}-4.0$ | 36.6 | - | ns |

DSP56362 Technical Data, Rev. 4

Table 3-14 DRAM Out-of-Page and Refresh Timings, Eight Wait States ${ }^{1,2}$ (continued)

| No. | Characteristics ${ }^{3}$ | Symbol | Expression ${ }^{4}$ | 80 MHz |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max |  |
| 172 | $\overline{\text { RAS }}$ assertion to row address not valid | $t_{\text {RAH }}$ | $1.75 \times \mathrm{T}_{\mathrm{C}}-4.0$ | 17.9 | - | ns |
| 173 | Column address valid to $\overline{\mathrm{CAS}}$ assertion | $t_{\text {ASC }}$ | $0.75 \times \mathrm{T}_{\mathrm{C}}-4.0$ | 5.4 | - | ns |
| 174 | $\overline{\text { CAS }}$ assertion to column address not valid | $\mathrm{t}_{\text {CAH }}$ | $3.25 \times \mathrm{T}_{\mathrm{C}}-4.0$ | 36.6 | - | ns |
| 175 | $\overline{\mathrm{RAS}}$ assertion to column address not valid | $\mathrm{t}_{\text {AR }}$ | $5.75 \times \mathrm{T}_{\mathrm{C}}-4.0$ | 67.9 | - | ns |
| 176 | Column address valid to $\overline{\mathrm{RAS}}$ deassertion | $t_{\text {RAL }}$ | $4 \times \mathrm{T}_{\mathrm{C}}-4.0$ | 46.0 | - | ns |
| 177 | $\overline{\mathrm{WR}}$ deassertion to $\overline{\mathrm{CAS}}$ assertion | $\mathrm{t}_{\text {RCS }}$ | $2 \times \mathrm{T}_{\mathrm{C}}-3.8$ | 21.2 | - | ns |
| 178 | $\overline{\mathrm{CAS}}$ deassertion to $\overline{\mathrm{WR}}^{5}$ assertion | $\mathrm{t}_{\mathrm{RCH}}$ | $1.25 \times \mathrm{T}_{\mathrm{C}}-3.7$ | 11.9 | - | ns |
| 179 | $\overline{\mathrm{RAS}}$ deassertion to $\overline{\mathrm{WR}}^{5}$ assertion | $\mathrm{t}_{\text {RRH }}$ | $0.25 \times \mathrm{T}_{\mathrm{C}}-3.0$ | 0.1 | - | ns |
| 180 | $\overline{\mathrm{CAS}}$ assertion to $\overline{\mathrm{WR}}$ deassertion | $t_{\text {WCH }}$ | $3 \times \mathrm{T}_{\mathrm{C}}-4.2$ | 33.3 | - | ns |
| 181 | $\overline{\mathrm{RAS}}$ assertion to $\overline{\mathrm{WR}}$ deassertion | $\mathrm{t}_{\text {WCR }}$ | $5.5 \times \mathrm{T}_{\mathrm{C}}-4.2$ | 64.6 | - | ns |
| 182 | $\overline{\mathrm{WR}}$ assertion pulse width | $t_{\text {WP }}$ | $8.5 \times \mathrm{T}_{\mathrm{C}}-4.5$ | 101.8 | - | ns |
| 183 | $\overline{\mathrm{WR}}$ assertion to $\overline{\mathrm{RAS}}$ deassertion | $t_{\text {RWL }}$ | $8.75 \times \mathrm{T}_{\mathrm{C}}-4.3$ | 105.1 | - | ns |
| 184 | $\overline{\mathrm{WR}}$ assertion to $\overline{\mathrm{CAS}}$ deassertion | ${ }^{\text {t }}$ CWL | $7.75 \times \mathrm{T}_{\mathrm{C}}-4.3$ | 92.6 | - | ns |
| 185 | Data valid to $\overline{\mathrm{CAS}}$ assertion (write) | $t_{\text {DS }}$ | $4.75 \times \mathrm{T}_{\mathrm{C}}-4.0$ | 55.4 | - | ns |
| 186 | $\overline{\mathrm{CAS}}$ assertion to data not valid (write) | $t_{\text {DH }}$ | $3.25 \times \mathrm{T}_{\mathrm{C}}-4.0$ | 36.6 | - | ns |
| 187 | $\overline{\text { RAS }}$ assertion to data not valid (write) | $t_{\text {DHR }}$ | $5.75 \times \mathrm{T}_{\mathrm{C}}-4.0$ | 67.9 | - | ns |
| 188 | $\overline{\mathrm{WR}}$ assertion to $\overline{\mathrm{CAS}}$ assertion | $t_{\text {wcs }}$ | $5.5 \times \mathrm{T}_{\mathrm{C}}-4.3$ | 64.5 | - | ns |
| 189 | $\overline{\mathrm{CAS}}$ assertion to $\overline{\mathrm{RAS}}$ assertion (refresh) | $\mathrm{t}_{\text {CSR }}$ | $1.5 \times \mathrm{T}_{\mathrm{C}}-4.0$ | 14.8 | - | ns |
| 190 | $\overline{\text { RAS }}$ deassertion to $\overline{\mathrm{CAS}}$ assertion (refresh) | $t_{\text {RPC }}$ | $1.75 \times \mathrm{T}_{\mathrm{C}}-4.0$ | 17.9 | - | ns |
| 191 | $\overline{\mathrm{RD}}$ assertion to $\overline{\mathrm{RAS}}$ deassertion | $\mathrm{t}_{\mathrm{ROH}}$ | $8.5 \times \mathrm{T}_{\mathrm{C}}-4.0$ | 102.3 | - | ns |
| 192 | $\overline{\mathrm{RD}}$ assertion to data valid | $t_{G A}$ | $7.5 \times \mathrm{T}_{\mathrm{C}}-6.5$ | - | 87.3 | ns |
| 193 | $\overline{\mathrm{RD}}$ deassertion to data not valid ${ }^{3}$ | $\mathrm{t}_{\mathrm{GZ}}$ | 0.0 | 0.0 | - | ns |
| 194 | $\overline{\mathrm{WR}}$ assertion to data active |  | $0.75 \times \mathrm{T}_{\mathrm{C}}-0.3$ | 9.1 | - | ns |
| 195 | $\overline{W R}$ deassertion to data high impedance |  | $0.25 \times \mathrm{T}_{\mathrm{C}}$ | - | 3.1 | ns |

1 The number of wait states for out-of-page access is specified in the DCR.
2 The refresh period is specified in the DCR.
$3 \overline{\mathrm{RD}}$ deassertion will always occur after $\overline{\mathrm{CAS}}$ deassertion; therefore, the restricted timing is $\mathrm{t}_{\mathrm{OFF}}$ and not $\mathrm{t}_{\mathrm{Gz}}$.
4 The asynchronous delays specified in the expressions are valid for DSP56362.
5 Either $t_{\text {RCH }}$ or $t_{\text {RRH }}$ must be satisfied for read cycles.

## External Memory Expansion Port (Port A)

Table 3-15 DRAM Out-of-Page and Refresh Timings, Eleven Wait States ${ }^{1,2}$

| No. | Characteristics ${ }^{3}$ | Symbol | Expression ${ }^{4}$ | 100 MHz |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max |  |
| 157 | Random read or write cycle time | $t_{\text {RC }}$ | $12 \times \mathrm{T}_{\mathrm{C}}$ | 120.0 | - | ns |
| 158 | $\overline{\text { RAS }}$ assertion to data valid (read) | $t_{\text {RAC }}$ | $6.25 \times \mathrm{T}_{\mathrm{C}}-7.0$ | - | 55.5 | ns |
| 159 | $\overline{\text { CAS }}$ assertion to data valid (read) | $\mathrm{t}_{\text {CAC }}$ | $3.75 \times \mathrm{T}_{\mathrm{C}}-7.0$ | - | 30.5 | ns |
| 160 | Column address valid to data valid (read) | $t_{\text {AA }}$ | $4.5 \times \mathrm{T}_{\mathrm{C}}-7.0$ | - | 38.0 | ns |
| 161 | $\overline{\text { CAS }}$ deassertion to data not valid (read hold time) | $t_{\text {OFF }}$ |  | 0.0 | - | ns |
| 162 | $\overline{\mathrm{RAS}}$ deassertion to $\overline{\mathrm{RAS}}$ assertion | $t_{\text {RP }}$ | $4.25 \times \mathrm{T}_{\mathrm{C}}-4.0$ | 38.5 | - | ns |
| 163 | $\overline{\text { RAS }}$ assertion pulse width | $t_{\text {RAS }}$ | $7.75 \times \mathrm{T}_{\mathrm{C}}-4.0$ | 73.5 | - | ns |
| 164 | $\overline{\text { CAS }}$ assertion to $\overline{\mathrm{RAS}}$ deassertion | $\mathrm{t}_{\text {RSH }}$ | $5.25 \times \mathrm{T}_{\mathrm{C}}-4.0$ | 48.5 | - | ns |
| 165 | $\overline{\text { RAS }}$ assertion to $\overline{\text { CAS }}$ deassertion | $\mathrm{t}_{\text {CSH }}$ | $6.25 \times \mathrm{T}_{\mathrm{C}}-4.0$ | 58.5 | - | ns |
| 166 | $\overline{\mathrm{CAS}}$ assertion pulse width | $\mathrm{t}_{\text {CAS }}$ | $3.75 \times \mathrm{T}_{\mathrm{C}}-4.0$ | 33.5 | - | ns |
| 167 | $\overline{\text { RAS }}$ assertion to $\overline{\text { CAS }}$ assertion | $t_{\text {RCD }}$ | $2.5 \times \mathrm{T}_{\mathrm{C}} \pm 4.0$ | 21.0 | 29.0 | ns |
| 168 | $\overline{\text { RAS }}$ assertion to column address valid | $t_{\text {RAD }}$ | $1.75 \times \mathrm{T}_{\mathrm{C}} \pm 4.0$ | 13.5 | 21.5 | ns |
| 169 | $\overline{\text { CAS }}$ deassertion to $\overline{\mathrm{RAS}}$ assertion | $\mathrm{t}_{\text {CRP }}$ | $5.75 \times \mathrm{T}_{\mathrm{C}}-4.0$ | 53.5 | - | ns |
| 170 | $\overline{\text { CAS }}$ deassertion pulse width | $\mathrm{t}_{\mathrm{CP}}$ | $4.25 \times \mathrm{T}_{\mathrm{C}}-4.0$ | 38.5 | - | ns |
| 171 | Row address valid to $\overline{\mathrm{RAS}}$ assertion | $\mathrm{t}_{\text {ASR }}$ | $4.25 \times \mathrm{T}_{\mathrm{C}}-4.0$ | 38.5 | - | ns |
| 172 | $\overline{\text { RAS }}$ assertion to row address not valid | $t_{\text {RAH }}$ | $1.75 \times \mathrm{T}_{\mathrm{C}}-4.0$ | 13.5 | - | ns |
| 173 | Column address valid to $\overline{\mathrm{CAS}}$ assertion | $t_{\text {ASC }}$ | $0.75 \times \mathrm{T}_{\mathrm{C}}-4.0$ | 3.5 | - | ns |
| 174 | $\overline{\text { CAS }}$ assertion to column address not valid | $\mathrm{t}_{\text {CAH }}$ | $5.25 \times \mathrm{T}_{\mathrm{C}}-4.0$ | 48.5 | - | ns |
| 175 | $\overline{\text { RAS }}$ assertion to column address not valid | $\mathrm{t}_{\text {AR }}$ | $7.75 \times \mathrm{T}_{\mathrm{C}}-4.0$ | 73.5 | - | ns |
| 176 | Column address valid to $\overline{\text { RAS }}$ deassertion | $t_{\text {RAL }}$ | $6 \times \mathrm{T}_{\mathrm{C}}-4.0$ | 56.0 | - | ns |
| 177 | $\overline{\text { WR }}$ deassertion to $\overline{C A S}$ assertion | $\mathrm{t}_{\text {RCS }}$ | $3.0 \times \mathrm{T}_{\mathrm{C}}-4.0$ | 26.0 | - | ns |
| 178 | $\overline{\mathrm{CAS}}$ deassertion to $\overline{\mathrm{WR}}^{5}$ assertion | $\mathrm{t}_{\mathrm{RCH}}$ | $1.75 \times \mathrm{T}_{\mathrm{C}}-4.0$ | 13.5 | - | ns |
| 179 | $\overline{\mathrm{RAS}}$ deassertion to $\overline{\mathrm{WR}}^{5}$ assertion | $\mathrm{t}_{\text {RRH }}$ | $0.25 \times \mathrm{T}_{\mathrm{C}}-3.0$ | - | - | ns |
|  |  |  | $0.25 \times \mathrm{T}_{\mathrm{C}}-2.0$ | 0.5 | - |  |
| 180 | $\overline{\mathrm{CAS}}$ assertion to $\overline{\mathrm{WR}}$ deassertion | $t_{\text {WCH }}$ | $5 \times \mathrm{T}_{\mathrm{C}}-4.2$ | 45.8 | - | ns |
| 181 | $\overline{\mathrm{RAS}}$ assertion to $\overline{\mathrm{WR}}$ deassertion | $t_{\text {WCR }}$ | $7.5 \times \mathrm{T}_{\mathrm{C}}-4.2$ | 70.8 | - | ns |

DSP56362 Technical Data, Rev. 4

Table 3-15 DRAM Out-of-Page and Refresh Timings, Eleven Wait States ${ }^{1,2}$ (continued)

| No. | Characteristics ${ }^{3}$ | Symbol | Expression ${ }^{4}$ | 100 MHz |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max |  |
| 182 | $\overline{\text { WR }}$ assertion pulse width | $t_{\text {WP }}$ | $11.5 \times \mathrm{T}_{\mathrm{C}}-4.5$ | 110.5 | - | ns |
| 183 | $\overline{\mathrm{WR}}$ assertion to $\overline{\mathrm{RAS}}$ deassertion | $t_{\text {RWL }}$ | $11.75 \times \mathrm{T}_{\mathrm{C}}-4.3$ | 113.2 | - | ns |
| 184 | $\overline{\text { WR }}$ assertion to $\overline{\mathrm{CAS}}$ deassertion | $\mathrm{t}_{\mathrm{CWL}}$ | $10.25 \times \mathrm{T}_{\mathrm{C}}-4.3$ | 103.2 | - | ns |
| 185 | Data valid to $\overline{\mathrm{CAS}}$ assertion (write) | $t_{\text {DS }}$ | $5.75 \times \mathrm{T}_{\mathrm{C}}-4.0$ | 53.5 | - | ns |
| 186 | $\overline{\mathrm{CAS}}$ assertion to data not valid (write) | $t_{\text {DH }}$ | $5.25 \times \mathrm{T}_{\mathrm{C}}-4.0$ | 48.5 | - | ns |
| 187 | $\overline{\text { RAS }}$ assertion to data not valid (write) | $t_{\text {DHR }}$ | $7.75 \times \mathrm{T}_{\mathrm{C}}-4.0$ | 73.5 | - | ns |
| 188 | $\overline{\mathrm{WR}}$ assertion to $\overline{\mathrm{CAS}}$ assertion | $t_{\text {wcs }}$ | $6.5 \times \mathrm{T}_{\mathrm{C}}-4.3$ | 60.7 | - | ns |
| 189 | $\overline{\mathrm{CAS}}$ assertion to $\overline{\mathrm{RAS}}$ assertion (refresh) | ${ }^{\text {CSSR }}$ | $1.5 \times \mathrm{T}_{\mathrm{C}}-4.0$ | 11.0 | - | ns |
| 190 | $\overline{\text { RAS }}$ deassertion to $\overline{\mathrm{CAS}}$ assertion (refresh) | $\mathrm{t}_{\text {RPC }}$ | $2.75 \times \mathrm{T}_{\mathrm{C}}-4.0$ | 23.5 | - | ns |
| 191 | $\overline{\mathrm{RD}}$ assertion to $\overline{\mathrm{RAS}}$ deassertion | $\mathrm{t}_{\mathrm{ROH}}$ | $11.5 \times \mathrm{T}_{\mathrm{C}}-4.0$ | 111.0 | - | ns |
| 192 | $\overline{\mathrm{RD}}$ assertion to data valid | $\mathrm{t}_{\mathrm{GA}}$ | $10 \times \mathrm{T}_{\mathrm{C}}-7.0$ |  | 93.0 | ns |
| 193 | $\overline{\mathrm{RD}}$ deassertion to data not valid ${ }^{3}$ | $\mathrm{t}_{\mathrm{GZ}}$ |  | 0.0 | - | ns |
| 194 | $\overline{\mathrm{WR}}$ assertion to data active |  | $0.75 \times \mathrm{T}_{\mathrm{C}}-0.3$ | 7.2 | - | ns |
| 195 | $\overline{\text { WR }}$ deassertion to data high impedance |  | $0.25 \times \mathrm{T}_{\mathrm{C}}$ | - | 2.5 | ns |

${ }^{1}$ The number of wait states for out-of-page access is specified in the DCR.
${ }^{2}$ The refresh period is specified in the DCR.
${ }^{3} \overline{\mathrm{RD}}$ deassertion will always occur after $\overline{\mathrm{CAS}}$ deassertion; therefore, the restricted timing is $\mathrm{t}_{\mathrm{OFF}}$ and not $\mathrm{t}_{\mathrm{Gz}}$.
${ }^{4}$ The asynchronous delays specified in the expressions are valid for DSP56362.
${ }^{5}$ Either $t_{\text {RCH }}$ or $t_{\text {RRH }}$ must be satisfied for read cycles.
Table 3-16 DRAM Out-of-Page and Refresh Timings, Fifteen Wait States 100 and 120MHz ${ }^{1,2}$

| No. | Characteristics ${ }^{3}$ | Symbol | Expression | 100 MHz |  | 120 MHz |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max | Min | Max |  |
| 157 | Random read or write cycle time | $\mathrm{t}_{\mathrm{RC}}$ | $16 \times \mathrm{T}_{\mathrm{C}}$ | 160.0 | - | 133.3 | - | ns |
| 158 | $\overline{\mathrm{RAS}}$ assertion to data valid (read) | $\mathrm{t}_{\text {RAC }}$ | $8.25 \times \mathrm{T}_{\mathrm{C}}-5.7$ | - | 76.8 | - | 63.0 | ns |
| 159 | $\overline{\mathrm{CAS}}$ assertion to data valid (read) | $\mathrm{t}_{\text {cac }}$ | $4.75 \times \mathrm{T}_{\mathrm{C}}-5.7$ | - | 41.8 | - | 33.9 | ns |
| 160 | Column address valid to data valid (read) | $t_{\text {AA }}$ | $5.5 \times \mathrm{T}_{\mathrm{C}}-5.7$ | - | 49.3 |  | 40.1 | ns |

## External Memory Expansion Port (Port A)

Table 3-16 DRAM Out-of-Page and Refresh Timings, Fifteen Wait States 100 and 120MHz ${ }^{1,2}$ (continued)

| No. | Characteristics ${ }^{3}$ | Symbol | Expression | 100 MHz |  | 120 MHz |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max | Min | Max |  |
| 161 | CAS deassertion to data not valid (read hold time) | $\mathrm{t}_{\text {OFF }}$ | 0.0 | 0.0 | - | 0.0 | - | ns |
| 162 | $\overline{\mathrm{RAS}}$ deassertion to $\overline{\mathrm{RAS}}$ assertion | $t_{\text {RP }}$ | $6.25 \times \mathrm{T}_{\mathrm{C}}-4.0$ | 58.5 | - | 48.1 | - | ns |
| 163 | $\overline{\text { RAS }}$ assertion pulse width | $\mathrm{t}_{\text {RAS }}$ | $9.75 \times \mathrm{T}_{\mathrm{C}}-4.0$ | 93.5 | - | 77.2 | - | ns |
| 164 | $\overline{\text { CAS }}$ assertion to $\overline{\text { RAS }}$ deassertion | $\mathrm{t}_{\text {RSH }}$ | $6.25 \times T_{C}-4.0$ | 58.5 | - | 48.1 | - | ns |
| 165 | $\overline{\text { RAS }}$ assertion to $\overline{C A S}$ deassertion | $\mathrm{t}_{\text {CSH }}$ | $8.25 \times T_{C}-4.0$ | 78.5 | - | 64.7 | - | ns |
| 166 | CAS assertion pulse width | ${ }_{\text {t }}^{\text {cas }}$ | $4.75 \times \mathrm{T}_{\mathrm{C}}-4.0$ | 43.5 | - | 35.6 | - | ns |
| 167 | $\overline{\mathrm{RAS}}$ assertion to $\overline{\mathrm{CAS}}$ assertion | $\mathrm{t}_{\mathrm{RCD}}$ | $3.5 \times \mathrm{T}_{\mathrm{C}} \pm 2$ | 33.0 | 37.0 | 27.2 | 31.2 | ns |
| 168 | $\overline{\mathrm{RAS}}$ assertion to column address valid | $t_{\text {RaD }}$ | $2.75 \times \mathrm{T}_{\mathrm{C}} \pm 2$ | 25.5 | 29.5 | 20.9 | 24.9 | ns |
| 169 | $\overline{\mathrm{CAS}}$ deassertion to $\overline{\mathrm{RAS}}$ assertion | $\mathrm{t}_{\text {CRP }}$ | $7.75 \times \mathrm{T}_{\mathrm{C}}-4.0$ | 73.5 | - | 60.6 | - | ns |
| 170 | $\overline{\text { CAS }}$ deassertion pulse width | $\mathrm{t}_{\mathrm{CP}}$ | $6.25 \times T_{C}-4.0$ | 58.5 | - | 48.1 | - | ns |
| 171 | Row address valid to $\overline{\text { RAS }}$ assertion | $\mathrm{t}_{\text {ASR }}$ | $6.25 \times \mathrm{T}_{\mathrm{C}}-4.0$ | 58.5 | - | 48.1 | - | ns |
| 172 | RAS assertion to row address not valid | $t_{\text {RaH }}$ | $2.75 \times T_{C}-4.0$ | 23.5 | - | 18.9 | - | ns |
| 173 | Column address valid to $\overline{\mathrm{CAS}}$ assertion | $\mathrm{t}_{\text {ASC }}$ | $0.75 \times T_{C}-4.0$ | 3.5 | - | 2.2 | - | ns |
| 174 | $\overline{\text { CAS assertion to column address not valid }}$ | ${ }_{\text {t }}^{\text {cah }}$ | $6.25 \times \mathrm{T}_{\mathrm{C}}-4.0$ | 58.5 | - | 48.1 | - | ns |
| 175 | $\overline{\text { RAS assertion to column address not valid }}$ | $\mathrm{t}_{\text {AR }}$ | $9.75 \times \mathrm{T}_{\mathrm{C}}-4.0$ | 93.5 | - | 77.2 | - | ns |
| 176 | Column address valid to $\overline{\mathrm{RAS}}$ deassertion | $\mathrm{t}_{\text {RAL }}$ | $7 \times \mathrm{T}_{\mathrm{C}}-4.0$ | 66.0 | - | 54.3 | - | ns |
| 177 | $\overline{\text { WR }}$ deassertion to $\overline{\mathrm{CAS}}$ assertion | $t_{\text {RCS }}$ | $5 \times \mathrm{T}_{\mathrm{C}}-3.8$ | 46.2 | - | 37.9 | - | ns |
| 178 | $\overline{\mathrm{CAS}}$ deassertion to $\overline{\mathrm{WR}}^{4}$ assertion | $\mathrm{t}_{\mathrm{RCH}}$ | $1.75 \times \mathrm{T}_{\mathrm{C}}-3.7$ | 13.8 | - | 10.9 | - | ns |
| 179 | $\overline{\mathrm{RAS}}$ deassertion to $\overline{\mathrm{WR}}^{4}$ assertion | $\mathrm{t}_{\text {RRH }}$ | $0.25 \times \mathrm{T}_{\mathrm{C}}-2.0$ | 0.5 | - | 0.1 | - | ns |
| 180 | $\overline{\mathrm{CAS}}$ assertion to $\overline{\mathrm{WR}}$ deassertion | ${ }^{\text {twCH }}$ | $6 \times \mathrm{T}_{\mathrm{C}}-4.2$ | 55.8 | - | 45.8 | - | ns |
| 181 | $\overline{\mathrm{RAS}}$ assertion to $\overline{\mathrm{WR}}$ deassertion | ${ }^{\text {twCR }}$ | $9.5 \times T_{C}-4.2$ | 90.8 | - | 75.0 | - | ns |
| 182 | $\overline{\text { WR }}$ assertion pulse width | twp | $15.5 \times \mathrm{T}_{\mathrm{C}}-4.5$ | 150.5 | - | 124.7 | - | ns |
| 183 | $\overline{\mathrm{WR}}$ assertion to $\overline{\mathrm{RAS}}$ deassertion | $\mathrm{t}_{\text {RWL }}$ | $15.75 \times \mathrm{T}_{\mathrm{C}}-4.3$ | 153.2 | - | 126.9 | - | ns |
| 184 | $\overline{\mathrm{WR}}$ assertion to $\overline{\mathrm{CAS}}$ deassertion | ${ }^{\text {t }}$ WL | $14.25 \times \mathrm{T}_{\mathrm{C}}-4.3$ | 138.2 | - | 114.4 | - | ns |
| 185 | Data valid to $\overline{\mathrm{CAS}}$ assertion (write) | $t_{\text {DS }}$ | $8.75 \times \mathrm{T}_{\mathrm{C}}-4.0$ | 83.5 | - | 68.9 | - | ns |

DSP56362 Technical Data, Rev. 4

Table 3-16 DRAM Out-of-Page and Refresh Timings, Fifteen Wait States 100 and 120MHz ${ }^{1,2}$ (continued)

| No. | Characteristics ${ }^{3}$ | Symbol | Expression | 100 MHz |  | 120 MHz |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max | Min | Max |  |
| 186 | CAS assertion to data not valid (write) | $t_{\text {DH }}$ | $6.25 \times \mathrm{T}_{\mathrm{C}}-4.0$ | 58.5 | - | 48.1 | - | ns |
| 187 | $\overline{\mathrm{RAS}}$ assertion to data not valid (write) | $\mathrm{t}_{\text {DHR }}$ | $9.75 \times \mathrm{T}_{\mathrm{C}}-4.0$ | 93.5 | - | 77.2 | - | ns |
| 188 | WR assertion to CAS assertion | $\mathrm{t}_{\text {wcs }}$ | $9.5 \times \mathrm{T}_{\mathrm{C}}-4.3$ | 90.7 | - | 74.9 | - | ns |
| 189 | $\overline{\text { CAS }}$ assertion to $\overline{\text { RAS }}$ assertion (refresh) | ${ }_{\text {t }}^{\text {CSR }}$ | $1.5 \times \mathrm{T}_{\mathrm{C}}-4.0$ | 11.0 | - | 8.5 | - | ns |
| 190 | $\overline{\mathrm{RAS}}$ deassertion to $\overline{\mathrm{CAS}}$ assertion (refresh) | $\mathrm{t}_{\text {RPC }}$ | $4.75 \times \mathrm{T}_{\mathrm{C}}-4.0$ | 43.5 | - | 35.6 | - | ns |
| 191 | $\overline{\mathrm{RD}}$ assertion to $\overline{\mathrm{RAS}}$ deassertion | $\mathrm{t}_{\mathrm{ROH}}$ | $15.5 \times \mathrm{T}_{\mathrm{C}}-4.0$ | 151.0 | - | 125.2 | - | ns |
| 192 | $\overline{\mathrm{RD}}$ assertion to data valid | $\mathrm{t}_{\mathrm{GA}}$ | $14 \times \mathrm{T}_{\mathrm{C}}-5.7$ | - | 134.3 | - | 111.0 | ns |
| 193 | $\overline{\mathrm{RD}}$ deassertion to data not valid ${ }^{3}$ | $\mathrm{t}_{\mathrm{GZ}}$ |  | 0.0 | - | 0.0 | - | ns |
| 194 | $\overline{\mathrm{WR}}$ assertion to data active |  | $0.75 \times \mathrm{T}_{\mathrm{C}}-0.3$ | 7.2 | - | 5.9 | - | ns |
| 195 | $\overline{\mathrm{WR}}$ deassertion to data high impedance |  | $0.25 \times \mathrm{T}_{\mathrm{C}}$ | - | 2.5 | - | 2.1 | ns |

${ }^{1}$ The number of wait states for out-of-page access is specified in the DCR.
2 The refresh period is specified in the DCR.
${ }^{3} \overline{\mathrm{RD}}$ deassertion will always occur after $\overline{\mathrm{CAS}}$ deassertion; therefore, the restricted timing is $\mathrm{t}_{\mathrm{OFF}}$ and not $\mathrm{t}_{\mathrm{GZ}}$.
${ }^{4}$ Either $t_{\text {RCH }}$ or $t_{\text {RRH }}$ must be satisfied for read cycles.

## External Memory Expansion Port (Port A)



Figure 3-17 DRAM Out-of-Page Read Access


Figure 3-18 DRAM Out-of-Page Write Access

## External Memory Expansion Port (Port A)



Figure 3-19 DRAM Refresh Access

### 3.10.3 Synchronous Timings (SRAM)

Table 3-17 External Bus Synchronous Timings (SRAM Access) ${ }^{1}$

| No. | Characteristics | Expression ${ }^{2,3}$ | 100 MHz |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max |  |
| 198 | CLKOUT high to address, and AA valid ${ }^{4}$ | $0.25 \times \mathrm{T}_{\mathrm{C}}+4.0$ | - | 6.5 | ns |
| 199 | CLKOUT high to address, and AA invalid ${ }^{4}$ | $0.25 \times \mathrm{T}_{\mathrm{C}}$ | 2.5 | - | ns |
| 200 | $\overline{\text { TA }}$ valid to CLKOUT high (setup time) |  | 4.0 | - | ns |
| 201 | CLKOUT high to $\overline{\text { TA }}$ invalid (hold time) |  | 0.0 | - | ns |
| 202 | CLKOUT high to data out active | $0.25 \times \mathrm{T}_{\mathrm{C}}$ | 2.5 | - | ns |
| 203 | CLKOUT high to data out valid | $0.25 \times \mathrm{T}_{\mathrm{C}}+4.0$ | 3.3 | 6.5 | ns |
| 204 | CLKOUT high to data out invalid | $0.25 \times \mathrm{T}_{\mathrm{C}}$ | 2.5 | - | ns |
| 205 | CLKOUT high to data out high impedance | $0.25 \times \mathrm{T}_{\mathrm{C}}$ | - | 2.5 | ns |
| 206 | Data in valid to CLKOUT high (setup) |  | 4.0 | - | ns |
| 207 | CLKOUT high to data in invalid (hold) |  | 0.0 | - | ns |
| 208 | CLKOUT high to $\overline{\mathrm{RD}}$ assertion | $0.75 \times \mathrm{T}_{\mathrm{C}}+4.0$ | 8.2 | 11.5 | ns |

Table 3-17 External Bus Synchronous Timings (SRAM Access) ${ }^{\mathbf{1}}$ (continued)

| No. | Characteristics | Expression ${ }^{2,3}$ | 100 MHz |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max |  |
| 209 | CLKOUT high to $\overline{\mathrm{RD}}$ deassertion |  | 0.0 | 4.0 | ns |
| 210 | CLKOUT high to $\overline{\mathrm{WR}}$ assertion ${ }^{5}$ | $\begin{gathered} 0.5 \times T_{C}+4.3 \\ {[W S=1 \text { or }} \\ W S \geq 4] \end{gathered}$ | 6.3 | 9.3 | ns |
|  |  | All frequencies: $[2 \leq \mathrm{WS} \leq 3]$ | 1.3 | 4.3 |  |
| 211 | CLKOUT high to $\overline{W R}$ deassertion |  | 0.0 | 3.8 | ns |

[^1]
## External Memory Expansion Port (Port A)



Figure 3-20 Synchronous Bus Timings SRAM 1 WS (BCR Controlled)


Figure 3-21 Synchronous Bus Timings SRAM 2 WS (TA Controlled)

### 3.10.4 Arbitration Timings

Table 3-18 Arbitration Bus Timings ${ }^{1}$

| No. | Characteristics | Expression | $\mathbf{1 0 0} \mathbf{M H z}$ |  | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: |
|  |  |  | Min | Max |  |
| 212 | CLKOUT high to $\overline{B R}$ assertion/deassertion ${ }^{2}$ |  | 1.0 | 4.0 | ns |
| 213 | $\overline{B G}$ asserted/deasserted to CLKOUT high (setup) |  | 4.0 | - | ns |
| 214 | CLKOUT high to $\overline{\mathrm{BG}}$ deasserted/asserted (hold) |  | 0.0 | - | ns |
| 215 | $\overline{\mathrm{BB}}$ deassertion to CLKOUT high (input setup) |  | 4.0 | - | ns |
| 216 | CLKOUT high to $\overline{\mathrm{BB}}$ assertion (input hold) |  | 0.0 | - | ns |
| 217 | CLKOUT high to $\overline{\mathrm{BB}}$ assertion (output) |  | 1.0 | 4.0 | ns |

## External Memory Expansion Port (Port A)

Table 3-18 Arbitration Bus Timings ${ }^{1}$ (continued)

| No. | Characteristics | Expression | 100 MHz |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max |  |
| 218 | CLKOUT high to $\overline{\mathrm{BB}}$ deassertion (output) |  | 1.0 | 4.0 | ns |
| 219 | $\overline{\mathrm{BB}}$ high to $\overline{\mathrm{BB}}$ high impedance (output) |  | - | 4.5 | ns |
| 220 | CLKOUT high to address and controls active | $0.25 \times \mathrm{T}_{\mathrm{C}}$ | 2.5 | - | ns |
| 221 | CLKOUT high to address and controls high impedance | $0.25 \times \mathrm{T}_{\mathrm{C}}$ | - | 2.5 | ns |
| 222 | CLKOUT high to AA active | $0.25 \times \mathrm{T}_{\mathrm{C}}$ | 2.5 | - | ns |
| 223 | CLKOUT high to AA deassertion | $0.25 \times \mathrm{T}_{\mathrm{C}}+4.0$ | 3.2 | 6.5 | ns |
| 224 | CLKOUT high to AA high impedance | $0.75 \times \mathrm{T}_{\mathrm{C}}$ | - | 7.5 | ns |

1 The asynchronous delays specified in the expressions are valid for DSP56362.
${ }^{2}$ T212 is valid for Address Trace mode when the ATE bit in the OMR is set. $\overline{B R}$ is deasserted for internal accesses and asserted for external accesses.


AA0481
Figure 3-22 Bus Acquisition Timings


Figure 3-23 Bus Release Timings Case 1 (BRT Bit in OMR Cleared)

## External Memory Expansion Port (Port A)



Figure 3-24 Bus Release Timings Case 2 (BRT Bit in OMR Set)
Table 3-19 Asynchronous Bus Arbitration timing

| No. | Characteristics | Expression | 100 MHz |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max |  |
| 250 | BB assertion window from BG input negation. | 2 .5* Tc + 5 | - | 20 | ns |
| 251 | Delay from BB assertion to BG assertion | 2 * Tc + 5 | 20 | - | ns |
| Notes: <br> 1. Bit 13 in the OMR register must be set to enter Asynchronous Arbitration mode <br> 2. At 100 MHz it is recommended to use Asynchronous Arbitration mode. <br> 3. If Asynchronous Arbitration mode is active, none of the timings in Table 3-19 is required. <br> 4. In order to guarantee timings 250, and 251, it is recommended to assert BG inputs to different 56300 devices (on the same bus) in a non overlap manner as shown in Figure 3-25. |  |  |  |  |  |



Figure 3-25 Asynchronous Bus Arbitration Timing


Figure 3-26 Asynchronous Bus Arbitration Timing

## Background explanation for Asynchronous Bus Arbitration:

The asynchronous bus arbitration is enabled by internal synchronization circuits on $\overline{\mathrm{BG}}$, and $\overline{\mathrm{BB}}$ inputs. These synchronization circuits add delay from the external signal until it is exposed to internal logic. As a result of this delay, a 56300 part may assume mastership and assert $\overline{\mathrm{BB}}$, for some time after $\overline{\mathrm{BG}}$ is negated. This is the reason for timing 250.
Once $\overline{\mathrm{BB}}$ is asserted, there is a synchronization delay from $\overline{\mathrm{BB}}$ assertion to the time this assertion is exposed to other 56300 components which are potential masters on the same bus. If $\overline{\mathrm{BG}}$ input is asserted before that time, a situation of $\overline{\mathrm{BG}}$ asserted, and $\overline{\mathrm{BB}}$ negated, may cause another 56300 component to assume mastership at the same time. Therefore some non-overlap period between one $\overline{\mathrm{BG}}$ input active to another $\overline{\mathrm{BG}}$ input active, is required. Timing 251 ensures that such a situation is avoided.

## Parallel Host Interface (HDI08) Timing

### 3.11 Parallel Host Interface (HDIO8) Timing

Table 3-20 Host Interface (HDIO8) Timing ${ }^{1,2}$

| No. | Characteristics ${ }^{3}$ | Expression | 100 MHz |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max |  |
| 317 | Read data strobe assertion width ${ }^{4}$ $\overline{\text { HACK }}$ read assertion width | $\mathrm{T}_{\mathrm{C}}+9.9$ | 19.9 | - | ns |
| 318 | Read data strobe deassertion width ${ }^{4}$ <br> HACK read deassertion width | - | 9.9 | - | ns |
| 319 | Read data strobe deassertion width ${ }^{4}$ after "Last Data Register" reads ${ }^{5}$, ${ }^{6}$, or between two consecutive CVR, ICR, or ISR reads ${ }^{7}$ HACK deassertion width after "Last Data Register" reads ${ }^{5}$, 6 | $2.5 \times \mathrm{T}_{\mathrm{C}}+6.6$ | 31.6 | - | ns |
| 320 | Write data strobe assertion width ${ }^{8} \mathrm{HACK}$ write assertion width | - | 13.2 | - | ns |
| 321 | Write data strobe deassertion width ${ }^{8}$ <br> HACK write deassertion width after ICR, CVR and "Last Data Register" writes ${ }^{5}$ | $2.5 \times \mathrm{T}_{\mathrm{C}}+6.6$ | 31.6 | - | ns |
|  | after IVR writes, or after TXH:TXM writes (with HBE=0), or after TXL:TXM writes (with HBE=1) |  | 16.5 | - |  |
| 322 | $\overline{\text { HAS }}$ assertion width | - | 9.9 | - | ns |
| 323 | HAS deassertion to data strobe assertion ${ }^{9}$ | - | 0.0 | - | ns |
| 324 | Host data input setup time before write data strobe deassertion ${ }^{8}$ Host data input setup time before $\overline{\text { HACK }}$ write deassertion | - | 9.9 | - | ns |
| 325 | Host data input hold time after write data strobe deassertion ${ }^{8}$ Host data input hold time after HACK write deassertion | - | 3.3 | - | ns |
| 326 | Read data strobe assertion to output data active from high impedance ${ }^{4}$ <br> HACK read assertion to output data active from high impedance | - | 3.3 | - | ns |
| 327 | Read data strobe assertion to output data valid ${ }^{4}$ HACK read assertion to output data valid | - | - | 24.2 | ns |
| 328 | Read data strobe deassertion to output data high impedance ${ }^{4}$ HACK read deassertion to output data high impedance | - | - | 9.9 | ns |
| 329 | Output data hold time after read data strobe deassertion ${ }^{4}$ Output data hold time after HACK read deassertion | - | 3.3 | - | ns |
| 330 | HCS assertion to read data strobe deassertion ${ }^{4}$ | $\mathrm{T}_{\mathrm{C}}+9.9$ | 19.9 | - | ns |
| 331 | HCS assertion to write data strobe deassertion ${ }^{8}$ | - | 9.9 | - | ns |
| 332 | $\overline{\text { HCS }}$ assertion to output data valid | - | - | 19.1 | ns |

DSP56362 Technical Data, Rev. 4

Table 3-20 Host Interface (HDI08) Timing ${ }^{1,2}$ (continued)

| No. | Characteristics ${ }^{3}$ | Expression | 100 MHz |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max |  |
| 333 | $\overline{\mathrm{HCS}}$ hold time after data strobe deassertion ${ }^{9}$ | - | 0.0 | - | ns |
| 334 | Address (AD7-AD0) setup time before $\overline{\text { HAS }}$ deassertion ( $\mathrm{HMUX}=1$ ) | - | 4.7 | - | ns |
| 335 | Address (AD7-AD0) hold time after $\overline{\mathrm{HAS}}$ deassertion (HMUX $=1$ ) | - | 3.3 | - | ns |
| 336 | A10-A8 (HMUX=1), A2-A0 (HMUX=0), HR/W setup time before data strobe assertion ${ }^{9}$ <br> - Read <br> - Write | - | $\begin{gathered} 0 \\ 4.7 \end{gathered}$ | — | ns |
| 337 | A10-A8 (HMUX=1), A2-A0 (HMUX=0), HR/W hold time after data strobe deassertion ${ }^{9}$ | - | 3.3 | - | ns |
| 338 | Delay from read data strobe deassertion to host request assertion for "Last Data Register" read", 5, 10 | $\mathrm{T}_{\mathrm{C}}$ | 10 | - | ns |
| 339 | Delay from write data strobe deassertion to host request assertion for "Last Data Register" write ${ }^{5,8,10}$ | $2 \times \mathrm{T}_{\mathrm{C}}$ | 20 | - | ns |
| 340 | Delay from data strobe assertion to host request deassertion for "Last Data Register" read or write $(\mathrm{HROD}=0)^{5, ~ 9, ~} 10$ | - | - | 19.1 | ns |
| 341 | Delay from data strobe assertion to host request deassertion for "Last Data Register" read or write (HROD = 1, open drain Host Request) ${ }^{5,9,10,11}$ | - | - | 300.0 | ns |
| 342 | Delay from DMA HACK deassertion to HOREQ assertion <br> - For "Last Data Register" read ${ }^{5}$ <br> - For "Last Data Register" write ${ }^{5}$ <br> - For other cases | $\begin{gathered} 2 \times T_{C}+19.1 \\ 1.5 \times T_{C}+19.1 \end{gathered}$ | $\begin{gathered} 39.1 \\ 34.1 \\ 0.0 \end{gathered}$ | - - - | ns |
| 343 | Delay from DMA $\overline{\text { HACK }}$ assertion to HOREQ deassertion <br> - $\mathrm{HROD}=0^{5}$ | - | - | 20.2 | ns |
| 344 | Delay from DMA HACK assertion to HOREQ deassertion for "Last Data Register" read or write <br> - $\mathrm{HROD}=1$, open drain Host Request ${ }^{5,11}$ | - | - | 300.0 | ns |

1 See Host Port Usage Considerations in the DSP56362 User Design Manual.
${ }^{2}$ In the timing diagrams below, the controls pins are drawn as active low. The pin polarity is programmable.
${ }^{3} \mathrm{~V}_{\mathrm{CC}}=3.3 \mathrm{~V} \pm 0.16 \mathrm{~V} ; \mathrm{T}_{\mathrm{J}}=0^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$
4 The read data strobe is HRD in the dual data strobe mode and HDS in the single data strobe mode.
5 The "last data register" is the register at address \$7, which is the last location to be read or written in data transfers. This is RXL/TXL in the little endian mode ( $\mathrm{HBE}=0$ ), or $\mathrm{RXH} / \mathrm{TXH}$ in the big endian mode ( $\mathrm{HBE}=1$ ).
6 This timing is applicable only if a read from the "last data register" is followed by a read from the RXL, RXM, or RXH registers without first polling RXDF or HREQ bits, or waiting for the assertion of the HOREQ signal.
7 This timing is applicable only if two consecutive reads from one of these registers are executed.

## Parallel Host Interface (HDI08) Timing

8 The write data strobe is HWR in the dual data strobe mode and HDS in the single data strobe mode.
9 The data strobe is host read (HRD) or host write (HWR) in the dual data strobe mode and host data strobe (HDS) in the single data strobe mode.
${ }^{10}$ The host request is HOREQ in the single host request mode and HRRQ and HTRQ in the double host request mode.
${ }^{11}$ In this calculation, the host request signal is pulled up by a $4.7 \mathrm{k} \Omega$ resistor in the open-drain mode.


Figure 3-27 Host Interrupt Vector Register (IVR) Read Timing Diagram


AA0484
Figure 3-28 Read Timing Diagram, Non-Multiplexed Bus


AA0485
Figure 3-29 Write Timing Diagram, Non-Multiplexed Bus

## Parallel Host Interface (HDI08) Timing



Figure 3-30 Read Timing Diagram, Multiplexed Bus


Figure 3-31 Write Timing Diagram, Multiplexed Bus


Figure 3-32 Host DMA Write Timing Diagram

## Serial Host Interface SPI Protocol Timing



Figure 3-33 Host DMA Read Timing Diagram

### 3.12 Serial Host Interface SPI Protocol Timing

Table 3-21 Serial Host Interface SPI Protocol Timing

| No. | Characteristics | Mode | Filter Mode | Expression | 100MHz |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Min | Max |  |
| 140 | Tolerable spike width on clock or data in | - | Bypassed <br> Narrow <br> Wide | - | $\begin{aligned} & - \\ & - \end{aligned}$ | $\begin{gathered} 0 \\ 50 \\ 100 \end{gathered}$ | ns |
| 141 | Minimum serial clock cycle $=\mathrm{t}_{\text {sPICc }}(\mathrm{min})$ | Master | Bypassed <br> Narrow <br> Wide | $\begin{gathered} 6 \times T_{C}+46 \\ 6 \times T_{C}+152 \\ 6 \times T_{C}+223 \end{gathered}$ | $\begin{aligned} & 106 \\ & 212 \\ & 283 \end{aligned}$ | $\begin{aligned} & - \\ & - \\ & - \end{aligned}$ | ns |
| 142 | Serial clock high period | Master | Bypassed <br> Narrow <br> Wide | $\begin{aligned} & 0.5 \times \mathrm{t}_{\text {SPICC }}-10 \\ & 0.5 \times \mathrm{t}_{\text {SPICC }}-10 \\ & 0.5 \times \mathrm{t}_{\text {SPICC }}-10 \end{aligned}$ | $\begin{gathered} 43 \\ 96 \\ 131 \end{gathered}$ | $\begin{aligned} & - \\ & - \end{aligned}$ | ns |
|  |  | Slave | Bypassed <br> Narrow <br> Wide | $\begin{gathered} 2.5 \times \mathrm{T}_{\mathrm{C}}+12 \\ 2.5 \times \mathrm{T}_{\mathrm{C}}+102 \\ 2.5 \times \mathrm{T}_{\mathrm{C}}+189 \end{gathered}$ | $\begin{gathered} 37 \\ 127 \\ 214 \end{gathered}$ | $\begin{aligned} & - \\ & - \end{aligned}$ |  |
| 143 | Serial clock low period | Master | Bypassed <br> Narrow <br> Wide | $\begin{aligned} & 0.5 \times \mathrm{t}_{\text {SPICC }}-10 \\ & 0.5 \times \mathrm{t}_{\text {SPICC }}-10 \\ & 0.5 \times \mathrm{t}_{\text {SPICC }}-10 \end{aligned}$ | $\begin{gathered} 43 \\ 96 \\ 131 \end{gathered}$ | $\begin{aligned} & - \\ & - \end{aligned}$ | ns |
|  |  | Slave | Bypassed <br> Narrow <br> Wide | $\begin{gathered} 2.5 \times \mathrm{T}_{\mathrm{C}}+12 \\ 2.5 \times \mathrm{T}_{\mathrm{C}}+102 \\ 2.5 \times \mathrm{T}_{\mathrm{C}}+189 \end{gathered}$ | $\begin{gathered} 37 \\ 127 \\ 214 \end{gathered}$ | $\begin{aligned} & - \\ & - \\ & - \end{aligned}$ |  |

DSP56362 Technical Data, Rev. 4

Table 3-21 Serial Host Interface SPI Protocol Timing (continued)

| No. | Characteristics | Mode | Filter Mode | Expression | 100 MHz |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Min | Max |  |
| 144 | Serial clock rise/fall time | Master | - | - | - | 10 | ns |
|  |  | Slave | - | - | - | 2000 |  |
| 146 | $\overline{\mathrm{SS}}$ assertion to first SCK edge CPHA $=0$ | Slave | Bypassed <br> Narrow <br> Wide | $\begin{gathered} 3.5 \times \mathrm{T}_{\mathrm{C}}+15 \\ 0 \\ 0 \end{gathered}$ | $\begin{gathered} 50 \\ 0 \\ 0 \end{gathered}$ | $\begin{aligned} & - \\ & - \end{aligned}$ | ns |
|  | CPHA $=1$ | Slave | Bypassed <br> Narrow <br> Wide | $\begin{gathered} 10 \\ 0 \\ 0 \end{gathered}$ | $\begin{gathered} 10 \\ 0 \\ 0 \end{gathered}$ | $\begin{aligned} & - \\ & - \end{aligned}$ |  |
| 147 | Last SCK edge to $\overline{\mathrm{SS}}$ not asserted | slave | Bypassed <br> Narrow <br> Wide | $\begin{gathered} 12 \\ 102 \\ 189 \end{gathered}$ | $\begin{gathered} 12 \\ 102 \\ 189 \end{gathered}$ | $\begin{aligned} & - \\ & - \end{aligned}$ | ns |
| 148 | Data input valid to SCK edge (data input set-up time) | Master/ Slave | Bypassed <br> Narrow <br> Wide | $\begin{gathered} 0 \\ \operatorname{MAX}\left\{\left(20-\mathrm{T}_{\mathrm{C}}\right), 0\right\} \\ \operatorname{MAX}\left\{\left(40-\mathrm{T}_{\mathrm{C}}\right), 0\right\} \end{gathered}$ | $\begin{gathered} 0 \\ 10 \\ 30 \end{gathered}$ | - - - | ns |
| 149 | SCK last sampling edge to data input not valid | Master/ Slave | Bypassed <br> Narrow <br> Wide | $\begin{aligned} & 2.5 \times \mathrm{T}_{\mathrm{C}}+10 \\ & 2.5 \times \mathrm{T}_{\mathrm{C}}+30 \\ & 2.5 \times \mathrm{T}_{\mathrm{C}}+50 \end{aligned}$ | $\begin{aligned} & 35 \\ & 55 \\ & 75 \end{aligned}$ | - - - | ns |
| 150 | $\overline{\text { SS }}$ assertion to data out active | Slave | - | 2 | 2 | - | ns |
| 151 | $\overline{\text { SS }}$ deassertion to data high impedance | Slave | - | 9 | - | 9 | ns |
| 152 | SCK edge to data out valid (data out delay time) | Master/ Slave | Bypassed <br> Narrow <br> Wide | $\begin{gathered} 2 \times T_{C}+33 \\ 2 \times T_{C}+123 \\ 2 \times T_{C}+210 \end{gathered}$ | - - - | $\begin{gathered} 53 \\ 143 \\ 230 \end{gathered}$ | ns |
| 153 | SCK edge to data out not valid (data out hold time) | Master/ Slave | Bypassed <br> Narrow <br> Wide | $\begin{gathered} \mathrm{T}_{\mathrm{C}^{+5}} \\ \mathrm{~T}_{\mathrm{C}+55} \\ \mathrm{~T}_{\mathrm{C}^{+}+106} \end{gathered}$ | $\begin{gathered} 15 \\ 65 \\ 116 \end{gathered}$ | - - - | ns |
| 154 | $\overline{\mathrm{SS}}$ assertion to data out valid ( $\mathrm{CPHA}=0$ ) | Slave | - | $\mathrm{T}_{\mathrm{C}}+33$ | - | 43 | ns |
| 157 | First SCK sampling edge to HREQ output deassertion | Slave | Bypassed <br> Narrow <br> Wide | $\begin{gathered} 2.5 \times \mathrm{T}_{\mathrm{C}}+30 \\ 2.5 \times \mathrm{T}_{\mathrm{C}}+120 \\ 2.5 \times \mathrm{T}_{\mathrm{C}}+217 \end{gathered}$ | - - - | $\begin{gathered} 55 \\ 145 \\ 242 \end{gathered}$ | ns |
| 158 | Last SCK sampling edge to HREQ output not deasserted $(\mathrm{CPHA}=1)$ | Slave | Bypassed <br> Narrow <br> Wide | $\begin{gathered} 2.5 \times \mathrm{T}_{\mathrm{C}}+30 \\ 2.5 \times \mathrm{T}_{\mathrm{C}}+80 \\ 2.5 \times \mathrm{T}_{\mathrm{C}}+136 \end{gathered}$ | $\begin{gathered} 55 \\ 105 \\ 161 \end{gathered}$ | - - - | ns |

## Serial Host Interface SPI Protocol Timing

Table 3-21 Serial Host Interface SPI Protocol Timing (continued)

| No. | Characteristics | Mode | Filter Mode | Expression | 100MHz |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Min | Max |  |
| 159 | $\overline{\mathrm{SS}}$ deassertion to $\overline{\mathrm{HREQ}}$ output not deasserted (CPHA = 0) | Slave | - | $2.5 \times \mathrm{T}_{\mathrm{C}}+30$ | 55 | - | ns |
| 160 | $\overline{\mathrm{SS}}$ deassertion pulse width $(\mathrm{CPHA}=0)$ | Slave | - | $\mathrm{T}_{\mathrm{C}}+6$ | 16 | - | ns |
| 161 | $\overline{\text { HREQ in assertion to first SCK edge }}$ | Master | Bypassed <br> Narrow <br> Wide | $\begin{gathered} 0.5 \times \mathrm{t}_{\text {SPICC }}+ \\ 2.5 \times \mathrm{T}_{\mathrm{C}}+43 \\ 0.5 \times \mathrm{t}_{\text {SPICC }}+ \\ 2.5 \times \mathrm{T}_{\mathrm{C}}+43 \\ 0.5 \times \mathrm{t}_{\text {SIIC }}+ \\ 2.5 \times \mathrm{T}_{\mathrm{C}^{+}}+43 \end{gathered}$ | $\begin{aligned} & 121 \\ & 174 \\ & 209 \end{aligned}$ | $\begin{aligned} & - \\ & - \\ & - \end{aligned}$ | ns |
| 162 | $\overline{\text { HREQ }}$ in deassertion to last SCK sampling edge ( $\overline{\mathrm{HREQ}}$ in set-up time) $(\mathrm{CPHA}=1$ ) | Master | - | 0 | 0 | - | ns |
| 163 | First SCK edge to $\overline{\mathrm{HREQ}}$ in not asserted ( $\overline{\mathrm{HREQ}}$ in hold time) | Master | - | 0 | 0 | - | ns |
| Note: Periodically sampled, not 100\% tested |  |  |  |  |  |  |  |



Figure 3-34 SPI Master Timing $(C P H A=0)$


Figure 3-35 SPI Slave Timing (CPHA = 0)

## Serial Host Interface SPI Protocol Timing



Figure 3-36 SPI Master Timing ( $\mathrm{CPHA}=1$ )

## Serial Host Interface SPI Protocol Timing



Figure 3-37 SPI Slave Timing (CPHA = 0 )

## Serial Host Interface SPI Protocol Timing



Figure 3-38 SPI Slave Timing (CPHA = 1)

### 3.13 Serial Host Interface (SHI) $I^{2} C$ Protocol Timing

## Table 3-22 SHI I ${ }^{2}$ C Protocol Timing

| Standard $\mathrm{I}^{2} \mathrm{C}^{*}$ |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| No. | Characteristics | Symbol/ Expression | Standard |  | Fast-Mode |  | Unit |
|  |  |  | Min | Max | Min | Max |  |
|  | Tolerable spike width on SCL or SDA <br> Filters bypassed <br> Narrow filters enabled <br> Wide filters enabled | - | $\begin{aligned} & - \\ & - \end{aligned}$ | $\begin{gathered} 0 \\ 50 \\ 100 \end{gathered}$ | $\begin{aligned} & - \\ & - \end{aligned}$ | $\begin{gathered} 0 \\ 50 \\ 100 \end{gathered}$ | ns |
| 171 | SCL clock frequency | $\mathrm{F}_{\text {SCL }}$ | - | 100 | - | 400 | kHz |
| 172 | Bus free time | $\mathrm{T}_{\text {BUF }}$ | 4.7 | - | 1.3 | - | $\mu \mathrm{S}$ |
| 173 | Start condition set-up time | $\mathrm{T}_{\text {SU; STA }}$ | 4.7 | - | 0.6 | - | $\mu \mathrm{s}$ |
| 174 | Start condition hold time | $\mathrm{T}_{\mathrm{HD} ; \mathrm{STA}}$ | 4.0 | - | 0.6 | - | $\mu \mathrm{s}$ |
| 175 | SCL low period | T LOW | 4.7 | - | 1.3 | - | $\mu \mathrm{S}$ |
| 176 | SCL high period | $\mathrm{T}_{\text {HIGH }}$ | 4.0 | - | 1.3 | - | $\mu \mathrm{s}$ |
| 177 | SCL and SDA rise time | $\mathrm{T}_{\mathrm{R}}$ | - | 1000 | $20+0.1 \times \mathrm{Cb}_{\mathrm{b}}$ | 300 | ns |
| 178 | SCL and SDA fall time | $\mathrm{T}_{\mathrm{F}}$ | - | 300 | $20+0.1 \times C_{b}$ | 300 | ns |
| 179 | Data set-up time | $\mathrm{T}_{\text {SU; DAT }}$ | 250 | - | 100 | - | ns |
| 180 | Data hold time | $\mathrm{T}_{\mathrm{HD} ; \mathrm{DAT}}$ | 0.0 | - | 0.0 | 0.9 | $\mu \mathrm{S}$ |
| 181 | Stop condition set-up time | $\mathrm{T}_{\text {SU; STO }}$ | 4.0 | - | 0.6 | - | $\mu \mathrm{S}$ |
| 182 | Capacitive load for each line | $\mathrm{C}_{\mathrm{b}}$ | - | 400 | - | 400 | pF |
| 183 | DSP clock frequency <br> Filters bypassed <br> Narrow filters enabled <br> Wide filters enabled | $\mathrm{F}_{\mathrm{DSP}}$ | $\begin{aligned} & 10.6 \\ & 11.8 \\ & 13.1 \end{aligned}$ | - - - | $\begin{aligned} & 28.5 \\ & 39.7 \\ & 61.0 \end{aligned}$ | - - - | MHz |
| 184 | $\overline{\text { HREQ }}$ in deassertion to last SCL edge (HREQ in set-up time) | ${ }^{\text {t }}$ U;RQI | 0.0 | - | 0.0 | - | ns |
| 186 | First SCL sampling edge to HREQ output deassertion <br> Filters bypassed <br> Narrow filters enabled <br> Wide filters enabled | $\mathrm{T}_{\mathrm{NG} ; \mathrm{RQO}}$ $\begin{gathered} 2 \times T_{C}+30 \\ 2 \times T_{C}+120 \\ 2 \times T_{C}+208 \end{gathered}$ | $\begin{aligned} & - \\ & - \end{aligned}$ | $\begin{gathered} 50 \\ 140 \\ 228 \end{gathered}$ | - - - | $\begin{gathered} 50 \\ 140 \\ 228 \end{gathered}$ | ns |

Table 3-22 SHI ${ }^{2} \mathrm{C}$ Protocol Timing (continued)

| Standard $\mathrm{I}^{2} \mathrm{C}^{*}$ |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| No. | Characteristics | Symbol/ Expression | Standard |  | Fast-Mode |  | Unit |
|  |  |  | Min | Max | Min | Max |  |
| 187 | Last SCL edge to HREQ output not deasserted <br> Filters bypassed <br> Narrow filters enabled <br> Wide filters enabled | $\mathrm{T}_{\mathrm{AS} ; \mathrm{RQO}}$ $\begin{gathered} 2 \times T_{C}+30 \\ 2 \times T_{C}+80 \\ 2 \times T_{C}+135 \end{gathered}$ | $\begin{gathered} 50 \\ 100 \\ 155 \end{gathered}$ |  | $\begin{gathered} 50 \\ 100 \\ 155 \end{gathered}$ | $\begin{aligned} & - \\ & - \end{aligned}$ | ns |
| 188 | HREQ in assertion to first SCL edge <br> Filters bypassed <br> Narrow filters enabled <br> Wide filters enabled | $\begin{gathered} \mathrm{T}_{\mathrm{AS} ; \mathrm{RQI}} \\ 0.5 \times \mathrm{T}_{\mathrm{l}}{ }^{2} \mathrm{CCP} \\ - \\ 0.5 \times \mathrm{T}_{\mathrm{C}}-21 \end{gathered}$ | $\begin{aligned} & 4327 \\ & 4282 \\ & 4238 \end{aligned}$ | $\begin{aligned} & - \\ & - \\ & - \end{aligned}$ | $\begin{aligned} & 927 \\ & 882 \\ & 838 \end{aligned}$ | $\begin{aligned} & - \\ & - \end{aligned}$ | ns |
| Note: $\mathrm{R}_{\mathrm{P}}(\mathrm{min})=1.5 \mathrm{k} 3 / 4$ |  |  |  |  |  |  |  |

### 3.13.1 Programming the Serial Clock

The programmed serial clock cycle, $\mathrm{T}_{\mathrm{I}}{ }^{2}{ }_{\mathrm{CCP}}$, is specified by the value of the HDM[5:0] and HRS bits of the HCKR (SHI clock control register).
The expression for $\mathrm{T}_{\mathrm{I} \text { CCP }}{ }^{2}$ is

$$
\mathrm{T}_{\mathrm{I}^{2} \mathrm{CCP}}=\left[\mathrm{T}_{\mathrm{C}} \times 2 \times(\operatorname{HDM}[7: 0]+1) \times(7 \times(1-\mathrm{HRS})+1)\right]
$$

where:
HRS is the prescaler rate select bit.
When HRS is cleared, the fixed divide-by-eight prescaler is operational.
When HRS is set, the prescaler is bypassed.
$\operatorname{HDM}[7: 0]$ are the divider modulus select bits.
A divide ratio from 1 to 64 ( $\mathrm{HDM}[5: 0]=0$ to $\$ 3 \mathrm{~F}$ ) may be selected.
In $I^{2} \mathrm{C}$ mode, the user may select a value for the programmed serial clock cycle from

$$
6 \times \mathrm{T}_{\mathrm{C}}(\text { if } \operatorname{HDM}[5: 0]=\$ 02 \text { and } \operatorname{HRS}=1)
$$

to

$$
4096 \times \mathrm{T}_{\mathrm{C}}(\text { if } \mathrm{HDM}[7: 0]=\$ \mathrm{FF} \text { and } \mathrm{HRS}=0)
$$

The programmed serial clock cycle $\left(T_{I 2 C C P}\right)$, $\operatorname{SCL}$ rise time $\left(T_{R}\right)$, and the filters selected should be chosen in order to achieve the desired SCL frequency, as shown in Table 3-23

Table 3-23 SCL Serial Clock Cycle generated as Master

| Filters bypassed | $\mathrm{T}_{1}{ }^{2} \mathrm{CCP}+2.5 \times \mathrm{T}_{\mathrm{C}}+45 \mathrm{~ns}+\mathrm{T}_{\mathrm{R}}$ |
| :--- | :--- |
| Narrow filters enabled | $\mathrm{T}_{1}{ }^{2} \mathrm{CCP}+2.5 \times \mathrm{T}_{\mathrm{C}}+135 \mathrm{~ns}+\mathrm{T}_{\mathrm{R}}$ |
| Wide filters enabled | $\mathrm{T}_{1}{ }^{2} \mathrm{CCP}+2.5 \times \mathrm{T}_{\mathrm{C}}+223 \mathrm{~ns}+\mathrm{T}_{\mathrm{R}}$ |

## EXAMPLE:

For DSP clock frequency of 100 MHz (i.e. $\mathrm{T}_{\mathrm{C}}=10 \mathrm{~ns}$ ), operating in a standard-mode $\mathrm{I}^{2} \mathrm{C}$ environment $\left(F_{S C L}=100 \mathrm{KHz}\right.$ (i.e. $\left.T_{S C L}=10 \mu \mathrm{~s}\right), T_{R}=1000 \mathrm{~ns}$ ), with filters bypassed

$$
\mathrm{T}_{\mathrm{I}^{2} \mathrm{CCP}}=10 \mu \mathrm{~s}-2.5 \times 10 \mathrm{~ns}-45 \mathrm{~ns}-1000 \mathrm{~ns}=8930 \mathrm{~ns}
$$

Choosing HRS $=0$ gives

$$
\text { HDM[7:0] }=8930 \mathrm{~ns} /(2 \times 10 \mathrm{~ns} \times 8)-1=55.8
$$

Thus the HDM[7:0] value should be programmed to $\$ 38$ (=56).


Figure 3-39 $I^{2} C$ Timing

## Enhanced Serial Audio Interface Timing

### 3.14 Enhanced Serial Audio Interface Timing

Table 3-24 Enhanced Serial Audio Interface Timing

| No. | Characteristics ${ }^{1,2,3}$ | Symbol | Expression | 100 MHz |  | Condition ${ }^{4}$ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max |  |  |
| 430 | Clock cycle ${ }^{5}$ | ${ }^{\text {t SSICC }}$ | $\begin{gathered} 4 \times \mathrm{T}_{\mathrm{C}} \\ \mathrm{RXC}: 3 \times \mathrm{T}_{\mathrm{C}} \\ \text { TXC:MAX }\left[3 \times \mathrm{T}_{\mathrm{C}} ; \mathrm{t}_{454}\right] \end{gathered}$ | $\begin{gathered} 40.0 \\ 30 \\ 40 \end{gathered}$ | - | i ck <br> x ck <br> x ck | ns |
| 431 | Clock high period <br> - For internal clock <br> - For external clock | - | $\begin{gathered} 2 \times \mathrm{T}_{\mathrm{C}}-10.0 \\ 1.5 \times \mathrm{T}_{\mathrm{C}} \end{gathered}$ | $\begin{aligned} & 10.0 \\ & 15.0 \end{aligned}$ | — |  | ns |
| 432 | Clock low period <br> - For internal clock <br> - For external clock | - | $\begin{gathered} 2 \times \mathrm{T}_{\mathrm{C}}-10.0 \\ 1.5 \times \mathrm{T}_{\mathrm{C}} \end{gathered}$ | $\begin{aligned} & 10.0 \\ & 15.0 \end{aligned}$ | — |  | ns |
| 433 | RXC rising edge to FSR out (bl) high | - | - | - | 37.0 | x ck | ns |
|  |  |  |  | - | 22.0 | i ck a |  |
| 434 | RXC rising edge to FSR out (bl) low | - | - | - | $\begin{aligned} & 37.0 \\ & 22.0 \end{aligned}$ | $\begin{gathered} \text { x ck } \\ \text { i ck a } \end{gathered}$ | ns |
| 435 | RXC rising edge to FSR out (wr) high ${ }^{6}$ | - | - | — | $\begin{aligned} & 39.0 \\ & 24.0 \end{aligned}$ | $\begin{gathered} \text { x ck } \\ \text { i ck a } \end{gathered}$ | ns |
| 436 | RXC rising edge to FSR out (wr) low ${ }^{6}$ | - | - | - | $\begin{aligned} & 39.0 \\ & 24.0 \end{aligned}$ | $\begin{gathered} \mathrm{x} \text { ck } \\ \mathrm{i} \text { ck a } \end{gathered}$ | ns |
| 437 | RXC rising edge to FSR out (wl) high | - | - | — | $\begin{aligned} & 36.0 \\ & 21.0 \end{aligned}$ | $\begin{gathered} \text { x ck } \\ \text { ick a } \end{gathered}$ | ns |
| 438 | RXC rising edge to FSR out (wl) low | - | - | — | $\begin{aligned} & 37.0 \\ & 22.0 \end{aligned}$ | $\begin{gathered} \text { x ck } \\ \text { ick a } \end{gathered}$ | ns |
| 439 | Data in setup time before RXC (TXC in synchronous mode) falling edge | - | - | $\begin{gathered} 0.0 \\ 19.0 \end{gathered}$ | — | $\begin{aligned} & \text { x ck } \\ & \text { i ck } \end{aligned}$ | ns |
| 440 | Data in hold time after RXC falling edge | - | - | $\begin{aligned} & 5.0 \\ & 3.0 \end{aligned}$ | - | $\begin{aligned} & \text { x ck } \\ & \text { i ck } \end{aligned}$ | ns |
| 441 | FSR input (bl, wr) high before RXC falling edge ${ }^{6}$ | - | - | $\begin{gathered} 23.0 \\ 1.0 \end{gathered}$ | — | $\begin{gathered} \text { x ck } \\ \text { ick a } \end{gathered}$ | ns |
| 442 | FSR input (wl) high before RXC falling edge | - | - | $\begin{gathered} 1.0 \\ 23.0 \end{gathered}$ | — | $\begin{gathered} \mathrm{x} \text { ck } \\ \mathrm{i} \text { ck a } \end{gathered}$ | ns |

Table 3-24 Enhanced Serial Audio Interface Timing (continued)

| No. | Characteristics ${ }^{1,2,3}$ | Symbol | Expression | 100 MHz |  | Condition ${ }^{4}$ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max |  |  |
| 443 | FSR input hold time after RXC falling edge | - | - | $\begin{aligned} & 3.0 \\ & 0.0 \end{aligned}$ | - | $\begin{gathered} \text { x ck } \\ \text { i ck a } \end{gathered}$ | ns |
| 444 | Flags input setup before RXC falling edge | - | - | $\begin{gathered} 0.0 \\ 19.0 \end{gathered}$ | — | $\begin{gathered} \text { x ck } \\ \text { ick s } \end{gathered}$ | ns |
| 445 | Flags input hold time after RXC falling edge | - | - | $\begin{aligned} & 6.0 \\ & 0.0 \end{aligned}$ | - | $\begin{gathered} \text { x ck } \\ \text { ick s } \end{gathered}$ | ns |
| 446 | TXC rising edge to FST out (bl) high | - | - | — | $\begin{aligned} & 29.0 \\ & 15.0 \end{aligned}$ | $\begin{aligned} & \mathrm{x} \text { ck } \\ & \mathrm{i} \mathrm{ck} \end{aligned}$ | ns |
| 447 | TXC rising edge to FST out (bl) low | - | - | — | $\begin{aligned} & 31.0 \\ & 17.0 \end{aligned}$ | $\begin{aligned} & \text { x ck } \\ & \text { ick } \end{aligned}$ | ns |
| 448 | TXC rising edge to FST out (wr) high ${ }^{6}$ | - | - | — | $\begin{aligned} & 31.0 \\ & 17.0 \end{aligned}$ | $\begin{aligned} & \mathrm{x} \text { ck } \\ & \mathrm{i} \text { ck } \end{aligned}$ | ns |
| 449 | TXC rising edge to FST out (wr) low ${ }^{6}$ | - | - | — | $\begin{aligned} & 33.0 \\ & 19.0 \end{aligned}$ | $\begin{aligned} & \mathrm{x} \text { ck } \\ & \mathrm{i} \text { ck } \end{aligned}$ | ns |
| 450 | TXC rising edge to FST out (wl) high | - | - | $\begin{aligned} & - \\ & - \end{aligned}$ | $\begin{aligned} & 30.0 \\ & 16.0 \end{aligned}$ | $\begin{aligned} & \text { x ck } \\ & \text { i ck } \end{aligned}$ | ns |
| 451 | TXC rising edge to FST out (wl) low | - | - | — | $\begin{aligned} & 31.0 \\ & 17.0 \end{aligned}$ | $\begin{aligned} & \mathrm{x} \text { ck } \\ & \text { i ck } \end{aligned}$ | ns |
| 452 | TXC rising edge to data out enable from high impedance | - | - | — | $\begin{aligned} & 31.0 \\ & 17.0 \end{aligned}$ | $\begin{aligned} & \mathrm{x} \text { ck } \\ & \mathrm{i} \text { ck } \end{aligned}$ | ns |
| 453 | TXC rising edge to transmitter drive enable assertion | - | - | — | $\begin{aligned} & 34.0 \\ & 20.0 \end{aligned}$ | $\begin{aligned} & \mathrm{x} \text { ck } \\ & \mathrm{i} \text { ck } \end{aligned}$ | ns |
| 454 | TXC rising edge to data out valid | - | $23+0.5 \times \mathrm{T}_{C} 21.0$ | — | $\begin{aligned} & 28.0 \\ & 21.0 \end{aligned}$ | $\begin{aligned} & \mathrm{x} \text { ck } \\ & \text { i ck } \end{aligned}$ | ns |
| 455 | TXC rising edge to data out high impedance ${ }^{7}$ | - | - | — | $\begin{aligned} & 31.0 \\ & 16.0 \end{aligned}$ | $\begin{aligned} & \text { x ck } \\ & \text { i ck } \end{aligned}$ | ns |
| 456 | TXC rising edge to transmitter drive enable deassertion ${ }^{7}$ | - | - | — | $\begin{aligned} & 34.0 \\ & 20.0 \end{aligned}$ | $\begin{aligned} & \mathrm{x} \mathrm{ck} \\ & \mathrm{i} \mathrm{ck} \end{aligned}$ | ns |
| 457 | FST input (bl, wr) setup time before TXC falling edge ${ }^{6}$ | - | - | $\begin{gathered} 2.0 \\ 21.0 \end{gathered}$ | — | $\begin{aligned} & \text { x ck } \\ & \text { i ck } \end{aligned}$ | ns |

## Enhanced Serial Audio Interface Timing

Table 3-24 Enhanced Serial Audio Interface Timing (continued)

| No. | Characteristics ${ }^{1,2,3}$ | Symbol | Expression | 100 MHz |  | Condition ${ }^{4}$ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max |  |  |
| 458 | FST input (wl) to data out enable from high impedance | - | - | - | 27.0 | - | ns |
| 459 | FST input (wl) to transmitter drive enable assertion | - | - | - | 31.0 | - | ns |
| 460 | FST input (wl) setup time before TXC falling edge | - | - | $\begin{gathered} 2.0 \\ 21.0 \end{gathered}$ | — | $\begin{aligned} & \text { x ck } \\ & \text { i ck } \end{aligned}$ | ns |
| 461 | FST input hold time after TXC falling edge | - | - | $\begin{aligned} & 4.0 \\ & 0.0 \end{aligned}$ | — | $\begin{aligned} & \mathrm{x} \text { ck } \\ & \text { i ck } \end{aligned}$ | ns |
| 462 | Flag output valid after TXC rising edge | - | - | — | $\begin{aligned} & 32.0 \\ & 18.0 \end{aligned}$ | $\begin{aligned} & \mathrm{x} \text { ck } \\ & \text { i ck } \end{aligned}$ | ns |
| 463 | HCKR/HCKT clock cycle | - | - | 40.0 | - |  | ns |
| 464 | HCKT input rising edge to TXC output | - | - | - | 27.5 |  | ns |
| 465 | HCKR input rising edge to RXC output | - | - | - | 27.5 |  | ns |

${ }^{1} \mathrm{~V}_{\mathrm{CC}}=3.3 \mathrm{~V} \pm 0.16 \mathrm{~V} ; \mathrm{T}_{\mathrm{J}}=0^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$
2 i ck = internal clock
x ck = external clock
i ck a = internal clock, asynchronous mode (asynchronous implies that TXC and RXC are two different clocks)
i ck s = internal clock, synchronous mode (synchronous implies that TXC and RXC are the same clock)
$3 \mathrm{bl}=$ bit length
wl = word length
$\mathrm{wr}=$ word length relative
4 TXC(SCKT pin) $=$ transmit clock
RXC(SCKR pin) = receive clock
FST(FST pin) = transmit frame sync
FSR(FSR pin) = receive frame sync
HCKT(HCKT pin) $=$ transmit high frequency clock
HCKR(HCKR pin) = receive high frequency clock
5 For the internal clock, the clock cycle at the pin is defined by Icyc and the ESAI control registers.
6 The word-relative frame sync signal waveform relative to the clock operates in the same manner as the bit-length frame sync signal waveform, but spreads from one serial clock before first bit clock (same as bit length frame sync signal), until the one before last bit clock of the first word in frame.
7 Periodically sampled and not $100 \%$ tested.


Note: In network mode, output flag transitions can occur at the start of each time slot within the frame. In normal mode, the output flag state is asserted for the entire frame period.

Figure 3-40 ESAI Transmitter Timing

## Enhanced Serial Audio Interface Timing



Figure 3-41 ESAI Receiver Timing


Figure 3-42 ESAI HCKT Timing


Figure 3-43 ESAI HCKR Timing

### 3.15 Digital Audio Transmitter Timing

Table 3-25 Digital Audio Transmitter Timing

| No. | Characteristic | Expression | 100 MHz |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max |  |
|  | ACI frequency ${ }^{1}$ | - | - | 50 | MHz |
| 220 | ACI period | $2 \times \mathrm{T}_{\mathrm{C}}$ | 20 | - | ns |
| 221 | ACI high duration | $0.5 \times \mathrm{T}_{\mathrm{C}}$ | 5 | - | ns |
| 222 | ACI low duration | $0.5 \times \mathrm{T}_{\mathrm{C}}$ | 5 | - | ns |
| 223 | ACl rising edge to ADO valid | $1.5 \times \mathrm{T}_{\mathrm{C}}$ | - | 15 | ns |

1 In order to assure proper operation of the DAX, the ACI frequency should be less than 1/2 of the DSP56362 internal clock frequency. For example, if the DSP56362 is running at 100 MHz internally, the ACl frequency should be less than 50 MHz .


Figure 3-44 Digital Audio Transmitter Timing

Timer Timing

### 3.16 Timer Timing

Table 3-26 Timer Timing ${ }^{1}$

| No. | Characteristics | Expression | 100 MHz |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max |  |
| 480 | TIO Low | $2 \times \mathrm{T}_{\mathrm{C}}+2.0$ | 22.0 | - | ns |
| 481 | TIO High | $2 \times \mathrm{T}_{C}+2.0$ | 22.0 | - | ns |
| 482 | Timer setup time from TIO (Input) assertion to CLKOUT rising edge |  | 9.0 | 10.0 | ns |
| 483 | Synchronous timer delay time from CLKOUT rising edge to the external memory access address out valid caused by first interrupt instruction execution | $10.25 \times T_{C}+1.0$ | 103.5 | - | ns |
| 484 | CLKOUT rising edge to TIO (Output) assertion <br> - Minimum <br> - Maximum | $\begin{gathered} 0.5 \times T_{C}+3.5 \\ 0.5 \times T_{C}+19.8 \end{gathered}$ | $\begin{gathered} 8.5 \\ - \end{gathered}$ | - | ns |
| 485 | CLKOUT rising edge to TIO (Output) deassertion <br> - Minimum <br> - Maximum | $\begin{gathered} 0.5 \times T_{C}+3.5 \\ 0.5 \times T_{C}+19.0 \end{gathered}$ | $\begin{gathered} 8.5 \\ - \end{gathered}$ | $24.8$ | ns |

${ }^{1} \mathrm{~V}_{\mathrm{CC}}=3.3 \mathrm{~V} \pm 0.16 \mathrm{~V} ; \mathrm{T}_{J}=0^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ TIO


AA0492
Figure 3-45 TIO Timer Event Input Restrictions


Figure 3-46 Timer Interrupt Generation


Figure 3-47 External Pulse Generation

### 3.17 GPIO Timing

Table 3-27 GPIO Timing ${ }^{1}$

| No. | Characteristics | Expression | 100 MHz |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max |  |
| 490 | CLKOUT edge to GPIO out valid (GPIO out delay time) |  | - | 31.0 | ns |
| 491 | CLKOUT edge to GPIO out not valid (GPIO out hold time) |  | 3.0 | - | ns |
| 492 | GPIO In valid to CLKOUT edge (GPIO in set-up time) |  | 12.0 | - | ns |
| 493 | CLKOUT edge to GPIO in not valid (GPIO in hold time) |  | 0.0 | - | ns |
| 494 | Fetch to CLKOUT edge before GPIO change | $6.75 \times \mathrm{T}_{\mathrm{C}}$ | 67.5 | - | ns |
| 495 | GPIO out rise time | - | - | 13 | ns |
| 496 | GPIO out fall time | - | - | 13 | ns |

${ }^{1} \mathrm{~V}_{\mathrm{CC}}=3.3 \mathrm{~V} \pm 0.16 \mathrm{~V} ; \mathrm{T}_{J}=0^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$

## JTAG Timing



Fetch the instruction MOVE XO,X:(R0); X0 contains the new value of GPIO and R0 contains the address of GPIO data register.

AA0495


Figure 3-48 GPIO Timing

### 3.18 JTAG Timing

Table 3-28 JTAG Timing ${ }^{1,2}$

| No. | Characteristics | All Frequencies |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |
| 500 | TCK frequency of operation ( $1 /\left(\mathrm{T}_{\mathrm{C}} \times 3\right.$ ); maximum 22 MHz$)$ | 0.0 | 22.0 | MHz |
| 501 | TCK cycle time in Crystal mode | 45.0 | - | ns |
| 502 | TCK clock pulse width measured at 1.5 V | 20.0 | - | ns |
| 503 | TCK rise and fall times | 0.0 | 3.0 | ns |
| 504 | Boundary scan input data setup time | 5.0 | - | ns |
| 505 | Boundary scan input data hold time | 24.0 | - | ns |
| 506 | TCK low to output data valid | 0.0 | 40.0 | ns |
| 507 | TCK low to output high impedance | 0.0 | 40.0 | ns |

Table 3-28 JTAG Timing ${ }^{1,2}$ (continued)

| No. | Characteristics | All Frequencies |  | Unit |
| :---: | :--- | :---: | :---: | :---: |
|  |  | Min | Max |  |
| 508 | TMS, TDI data setup time | 5.0 | - | ns |
| 509 | TMS, TDI data hold time | 25.0 | - | ns |
| 510 | TCK low to TDO data valid | 0.0 | 44.0 | ns |
| 511 | TCK low to TDO high impedance | 0.0 | 44.0 | ns |
| 512 | TRST assert time | 100.0 | - | ns |
| 513 | TRST setup time to TCK low | 40.0 | - | ns |

${ }^{1} \mathrm{~V}_{\mathrm{CC}}=3.3 \mathrm{~V} \pm 0.16 \mathrm{~V} ; \mathrm{T}_{\mathrm{J}}=0^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$
${ }^{2}$ All timings apply to OnCE module data transfers because it uses the JTAG port as an interface.


AA0496
Figure 3-49 Test Clock Input Timing Diagram

## JTAG Timing



Figure 3-50 Boundary Scan (JTAG) Timing Diagram


Figure 3-51 Test Access Port Timing Diagram


Figure 3-52 $\overline{\text { TRST Timing Diagram }}$

### 3.19 OnCE Module TimIng

Table 3-29 OnCE Module Timing ${ }^{1}$

| No. | Characteristics | Expression | 100 MHz |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max |  |
| 500 | TCK frequency of operation | $\begin{gathered} 1 /\left(\mathrm{T}_{\mathrm{C}} \times 3\right), \\ \max 22.0 \mathrm{MHz} \end{gathered}$ | 0.0 | 22.0 | MHz |
| 514 | $\overline{\mathrm{DE}}$ assertion time in order to enter Debug mode | $1.5 \times \mathrm{T}_{\mathrm{C}}+10.0$ | 25.0 | - | ns |
| 515 | Response time when DSP56362 is executing NOP instructions from internal memory | $5.5 \times \mathrm{T}_{\mathrm{C}}+30.0$ | - | 85.0 | ns |
| 516 | Debug acknowledge assertion time | $3 \times \mathrm{T}_{C}+10.0$ | 40.0 | - | ns |

${ }^{1} \mathrm{~V}_{\mathrm{CC}}=3.3 \mathrm{~V} \pm 0.16 \mathrm{~V} ; \mathrm{T}_{J}=0^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$


Figure 3-53 OnCE—Debug Request

OnCE Module TimIng

## NOTES

## 4 Packaging

### 4.1 Pin-out and Package Information

This section provides information about the available package for this product, including diagrams of the package pinouts and tables describing how the signals described in Section 2, "Signal/Connection Descriptions" are allocated for the package. The DSP56362 is available in a 144-pin LQFP package.

### 4.2 LQFP Package Description

Top view of the LQFP package is shown in Figure 4-1 with its pin-outs. The LQFP package mechanical drawing is shown in Figure 4-2.

## LQFP Package Description



Note: Because of size constraints in this figure, only one name is shown for multiplexed pins. Refer to Table 4-1 and Table 4-2 for detailed information about pin functions and signal names.

Figure 4-1 DSP56362 Thin Quad Flat Pack (LQFP), Top View

Table 4-1 DSP56362 LQFP Signal Identification by Pin Number

| Pin No. | Signal Name ${ }^{1}$ | Pin No. | Signal Name ${ }^{1}$ | Pin No. | Signal Name ${ }^{1}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | SCK/SCL | 26 | $\mathrm{GND}_{\mathrm{S}}$ | 51 | AA2/ $\overline{\text { RAS } 2}$ |
| 2 | $\overline{\mathrm{SS}} / \mathrm{HA} 2$ | 27 | ADO or PD1 | 52 | $\overline{\text { CAS }}$ |
| 3 | $\overline{\text { HREQ }}$ | 28 | ACI or PDO | 53 | $\overline{\mathrm{DE}}$ |
| 4 | SDO0 or PC11 | 29 | TIOO | 54 | $\mathrm{GND}_{\mathrm{Q}}$ |
| 5 | $\overline{\mathrm{SDO1}}$ or $\overline{\mathrm{PC10}}$ | 30 | $\overline{\mathrm{HCS}} / \mathrm{HCS}, \mathrm{HA} 10$, or PB13 | 55 | EXTAL |
| 6 | SDO2/SDI3 or PC9 | 31 | HA2, HA9, or PB10 | 56 | $\mathrm{V}_{\text {CCQL }}$ |
| 7 | SDO3/SDI2 or PC8 | 32 | HA1, HA8, or PB9 | 57 | $\mathrm{V}_{\mathrm{CCC}}$ |
| 8 | $\mathrm{V}_{\mathrm{CCS}}$ | 33 | HAO, $\overline{\mathrm{HAS}} / \mathrm{HAS}$, or PB8 | 58 | $\mathrm{GND}_{\mathrm{C}}$ |
| 9 | $\mathrm{GND}_{\text {S }}$ | 34 | H7, HAD7, or PB7 | 59 | CLKOUT |
| 10 | SDO4/SDI1 or PC7 | 35 | H6, HAD6, or PB6 | 60 | NC (not connected) |
| 11 | SDO5/SDI0 or PC6 | 36 | H5, HAD5, or PB5 | 61 | $\overline{\mathrm{PINIT}} / \overline{\mathrm{NMII}}$ |
| 12 | FST or PC4 | 37 | H4, HAD4, or PB4 | 62 | $\overline{\mathrm{TA}}$ |
| 13 | FSR or PC1 | 38 | $\mathrm{V}_{\mathrm{CCH}}$ | 63 | $\overline{\mathrm{BR}}$ |
| 14 | SCKT or PC3 | 39 | $\mathrm{GND}_{\mathrm{H}}$ | 64 | $\overline{\text { BB }}$ |
| 15 | SCKR or PC0 | 40 | H3, HAD3, or PB3 | 65 | $\mathrm{V}_{\mathrm{CCC}}$ |
| 16 | HCKT or PC5 | 41 | H2, HAD2, or PB2 | 66 | $\mathrm{GND}_{\mathrm{C}}$ |
| 17 | HCKR or PC2 | 42 | H1, HAD1, or PB1 | 67 | $\overline{\mathrm{WR}}$ |
| 18 | $\mathrm{V}_{\text {CCQL }}$ | 43 | H0, HADO, or PBO | 68 | $\overline{\mathrm{RD}}$ |
| 19 | $\mathrm{GND}_{\mathrm{Q}}$ | 44 | RESET | 69 | AA1/RAS1 |
| 20 | $\mathrm{V}_{\mathrm{CCOH}}$ | 45 | $\mathrm{V}_{\mathrm{CCP}}$ | 70 | AA0/RASO |
| 21 | $\overline{\mathrm{HDS}} / \mathrm{HDS}, \overline{\mathrm{HWR}} / \mathrm{HWR}$, or PB12 | 46 | PCAP | 71 | $\overline{\mathrm{BG}}$ |
| 22 | HRW, $\overline{H R D} / H R D$, or PB11 | 47 | $\mathrm{GND}_{\mathrm{P}}$ | 72 | A0 |
| 23 | HACK/HACK, $\overline{H R R Q} / H R R Q$, or PB15 | 48 | $G N D_{\text {P1 }}$ | 73 | A1 |
| 24 | HOREQ/HOREQ, HTRQ/HTRQ, or PB14 | 49 | $\mathrm{V}_{\mathrm{CCOH}}$ | 74 | $\mathrm{V}_{\text {CCA }}$ |
| 25 | $\mathrm{V}_{\mathrm{CCS}}$ | 50 | AA3/ $\overline{\text { RAS3 }}$ | 75 | $\mathrm{GND}_{\mathrm{A}}$ |

DSP56362 Technical Data, Rev. 4

## LQFP Package Description

Table 4-1 DSP56362 LQFP Signal Identification by Pin Number (continued)

| Pin No. | Signal Name ${ }^{1}$ | Pin No. | Signal Name ${ }^{1}$ | Pin No. | Signal Name ${ }^{1}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 76 | A2 | 99 | A17 | 122 | D16 |
| 77 | A3 | 100 | D0 | 123 | D17 |
| 78 | A4 | 101 | D1 | 124 | D18 |
| 79 | A5 | 102 | D2 | 125 | D19 |
| 80 | $\mathrm{V}_{\text {CCA }}$ | 103 | $\mathrm{V}_{\text {CCD }}$ | 126 | $\mathrm{V}_{\text {CCQL }}$ |
| 81 | $\mathrm{GND}_{\mathrm{A}}$ | 104 | $\mathrm{GND}_{\mathrm{D}}$ | 127 | $\mathrm{GND}_{\mathrm{Q}}$ |
| 82 | A6 | 105 | D3 | 128 | D20 |
| 83 | A7 | 106 | D4 | 129 | $\mathrm{V}_{\text {CCD }}$ |
| 84 | A8 | 107 | D5 | 130 | $\mathrm{GND}_{\mathrm{D}}$ |
| 85 | A9 | 108 | D6 | 131 | D21 |
| 86 | $\mathrm{V}_{\text {CCA }}$ | 109 | D7 | 132 | D22 |
| 87 | $\mathrm{GND}_{\mathrm{A}}$ | 110 | D8 | 133 | D23 |
| 88 | A10 | 111 | $\mathrm{V}_{\text {CCD }}$ | 134 | MODD/IRQD |
| 89 | A11 | 112 | $\mathrm{GND}_{\mathrm{D}}$ | 135 | MODC/IRQC |
| 90 | $\mathrm{GND}_{\mathrm{Q}}$ | 113 | D9 | 136 | MODB/IRQB |
| 91 | $\mathrm{V}_{\text {CCQL }}$ | 114 | D10 | 137 | MODA/IRQA |
| 92 | A12 | 115 | D11 | 138 | TRST |
| 93 | A13 | 116 | D12 | 139 | TDO |
| 94 | A14 | 117 | D13 | 140 | TDI |
| 95 | $\mathrm{V}_{\mathrm{CCQH}}$ | 118 | D14 | 141 | TCK |
| 96 | $\mathrm{GND}_{\mathrm{A}}$ | 119 | $\mathrm{V}_{\text {CCD }}$ | 142 | TMS |
| 97 | A15 | 120 | $\mathrm{GND}_{\mathrm{D}}$ | 143 | MOSI/HAO |
| 98 | A16 | 121 | D15 | 144 | MISO/SDA |

1 Signal names are based on configured functionality. Most pins supply a single signal. Some pins provide a signal with dual functionality, such as the MODx/IRQx pins that select an operating mode after RESET is deasserted, but act as interrupt lines during operation. Some signals have configurable polarity; these names are shown with and without overbars, such as HAS/HAS. Some pins have two or more configurable functions; names assigned to these pins indicate the function for a specific configuration. For example, pin 34 is data line H 7 in nonmultiplexed bus mode, data/address line HAD7 in multiplexed bus mode, or GPIO line PB7 when the GPIO function is enabled for this pin.

DSP56362 Technical Data, Rev. 4

Table 4-2 DSP56362 LQFP Signal Identification by Name

| Signal Name | Pin No. | Signal Name | Pin No. | Signal Name | Pin No. |
| :---: | :---: | :---: | :---: | :---: | :---: |
| not connected | 60 | D13 | 117 | $\mathrm{GND}_{\mathrm{P} 1}$ | 48 |
| A0 | 72 | D14 | 118 | $\mathrm{GND}_{\mathrm{Q}}$ | 19 |
| A1 | 73 | D15 | 121 | $\mathrm{GND}_{\mathrm{Q}}$ | 54 |
| A10 | 88 | D16 | 122 | $\mathrm{GND}_{\mathrm{Q}}$ | 90 |
| A11 | 89 | D17 | 123 | $\mathrm{GND}_{\mathrm{Q}}$ | 127 |
| A12 | 92 | D18 | 124 | $\mathrm{GND}_{\text {S }}$ | 9 |
| A13 | 93 | D19 | 125 | $\mathrm{GND}_{\text {S }}$ | 26 |
| A14 | 94 | D2 | 102 | H0 | 43 |
| A15 | 97 | D20 | 128 | H1 | 42 |
| A16 | 98 | D21 | 131 | H2 | 41 |
| A17 | 99 | D22 | 132 | H3 | 40 |
| A2 | 76 | D23 | 133 | H4 | 37 |
| A3 | 77 | D3 | 105 | H5 | 36 |
| A4 | 78 | D4 | 106 | H6 | 35 |
| A5 | 79 | D5 | 107 | H7 | 34 |
| A6 | 82 | D6 | 108 | HAO | 33 |
| A7 | 83 | D7 | 109 | HAO | 143 |
| A8 | 84 | D8 | 110 | HA1 | 32 |
| A9 | 85 | D9 | 113 | HA10 | 30 |
| AAO | 70 | $\overline{\mathrm{DE}}$ | 53 | HA2 | 2 |
| AA1 | 69 | EXTAL | 55 | HA2 | 31 |
| AA2 | 51 | FSR | 13 | HA8 | 32 |
| AA3 | 50 | FST | 12 | HA9 | 31 |
| ACI | 28 | $\mathrm{GND}_{\text {A }}$ | 75 | HACK/HACK | 23 |
| ADO | 27 | $\mathrm{GND}_{\mathrm{A}}$ | 81 | HADO | 43 |
| $\overline{\mathrm{BB}}$ | 64 | $\mathrm{GND}_{\mathrm{A}}$ | 87 | HAD1 | 42 |
| BG | 71 | $\mathrm{GND}_{\mathrm{A}}$ | 96 | HAD2 | 41 |

DSP56362 Technical Data, Rev. 4

## LQFP Package Description

Table 4-2 DSP56362 LQFP Signal Identification by Name (continued)

| Signal Name | Pin No. | Signal Name | Pin No. | Signal Name | Pin No. |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{BR}}$ | 63 | $\mathrm{GND}_{\mathrm{C}}$ | 58 | HAD3 | 40 |
| $\overline{\text { CAS }}$ | 52 | $\mathrm{GND}_{\mathrm{C}}$ | 66 | HAD4 | 37 |
| CLKOUT | 59 | $\mathrm{GND}_{\mathrm{D}}$ | 104 | HAD5 | 36 |
| D0 | 100 | $\mathrm{GND}_{\mathrm{D}}$ | 112 | HAD6 | 35 |
| D1 | 101 | $\mathrm{GND}_{\mathrm{D}}$ | 120 | HAD7 | 34 |
| D10 | 114 | $\mathrm{GND}_{\mathrm{D}}$ | 130 | $\overline{\mathrm{HAS}} / \mathrm{HAS}$ | 33 |
| D11 | 115 | $\mathrm{GND}_{\mathrm{H}}$ | 39 | $\overline{\mathrm{HCS}} / \mathrm{HCS}$ | 30 |
| D12 | 116 | $\mathrm{GND}_{\mathrm{P}}$ | 47 | $\overline{\mathrm{HDS}} / \mathrm{HDS}$ | 21 |
| HOREQ/HOREQ | 24 | PB9 | 32 | SDO3 | 7 |
| $\overline{\text { HRD/HRD }}$ | 22 | PC0 | 15 | SDO4 | 10 |
| HREQ | 3 | PC1 | 13 | SDO5 | 11 |
| $\overline{\text { HRRQ/HRRQ }}$ | 23 | PC10 | 5 | $\overline{\text { SS }}$ | 2 |
| HRW | 22 | PC11 | 4 | $\overline{\text { TA }}$ | 62 |
| HCKR | 17 | PC2 | 17 | TCK | 141 |
| HCKT | 16 | PC3 | 14 | TDI | 140 |
| $\overline{\mathrm{HTRQ} / \mathrm{HTRQ}}$ | 24 | PC4 | 12 | TDO | 139 |
| HWR/HWR | 21 | PC5 | 16 | TIOO | 29 |
| $\overline{\mathrm{IRQA}}$ | 137 | PC6 | 11 | TMS | 142 |
| $\overline{\text { IRQB }}$ | 136 | PC7 | 10 | TRST | 138 |
| $\overline{\mathrm{IRQC}}$ | 135 | PC8 | 7 | $\mathrm{V}_{\text {CCA }}$ | 74 |
| IRQD | 134 | PC9 | 6 | $\mathrm{V}_{\text {CCA }}$ | 80 |
| MISO | 144 | PCAP | 46 | $\mathrm{V}_{\text {CCA }}$ | 86 |
| MODA | 137 | PDO | 28 | $\mathrm{V}_{\text {CCC }}$ | 57 |
| MODB | 136 | PD1 | 27 | $\mathrm{V}_{\text {CCC }}$ | 65 |
| MODC | 135 | PINIT | 61 | $\mathrm{V}_{\text {CCD }}$ | 103 |
| MODD | 134 | $\overline{\text { RASO }}$ | 70 | $\mathrm{V}_{\text {CCD }}$ | 111 |
| MOSI | 143 | $\overline{\text { RAS1 }}$ | 69 | $\mathrm{V}_{\text {CCD }}$ | 119 |

DSP56362 Technical Data, Rev. 4

Table 4-2 DSP56362 LQFP Signal Identification by Name (continued)

| Signal Name | Pin No. | Signal Name | Pin No. | Signal Name | Pin No. |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{NMI}}$ | 61 | RAS2 | 52 | $\mathrm{V}_{\mathrm{CCD}}$ | 129 |
| PB0 | 43 | RAS3 | 51 | $\mathrm{V}_{\mathrm{CCH}}$ | 38 |
| PB1 | 42 | $\overline{\mathrm{RD}}$ | 68 | $\mathrm{V}_{\text {CCP }}$ | 45 |
| PB10 | 31 | RESET | 44 | $\mathrm{V}_{\text {CCOH }}$ | 20 |
| PB11 | 22 | SCK | 1 | $\mathrm{V}_{\mathrm{CCOH}}$ | 49 |
| PB12 | 21 | SCKR | 15 | $\mathrm{V}_{\mathrm{CCOH}}$ | 95 |
| PB13 | 30 | SCKT | 14 | $\mathrm{V}_{\mathrm{CCQL}}$ | 18 |
| PB14 | 24 | SCL | 1 | $\mathrm{V}_{\text {CCQL }}$ | 56 |
| PB15 | 23 | SDA | 144 | $\mathrm{V}_{\text {CCQL }}$ | 91 |
| PB2 | 41 | SDIO | 11 | $\mathrm{V}_{\text {CCQL }}$ | 126 |
| PB3 | 40 | SDI1 | 10 | $\mathrm{V}_{\text {ccs }}$ | 8 |
| PB4 | 37 | SDI2 | 7 | $\mathrm{V}_{\text {CCS }}$ | 25 |
| PB5 | 36 | SDI3 | 6 | $\overline{\mathrm{WR}}$ | 67 |
| PB6 | 35 | SDO0 | 4 |  |  |
| PB7 | 34 | SDO1 | 5 |  |  |
| PB8 | 33 | SDO2 | 6 |  |  |

## LQFP Package Mechanical Drawing

### 4.3 LQFP PACKAGE MECHANICAL DRAWING



Figure 4-2 DSP56362 144-pin LQFP Package

## 5 Design Considerations

### 5.1 Thermal Design Considerations

An estimation of the chip junction temperature, $\mathrm{T}_{\mathrm{J}}$, in ${ }^{\circ} \mathrm{C}$ can be obtained from the following equation:

$$
\mathrm{T}_{\mathrm{J}}=\mathrm{T}_{\mathrm{A}}+\left(\mathrm{P}_{\mathrm{D}} \times \mathrm{R}_{\theta \mathrm{JA}}\right)
$$

Where:

$$
\begin{aligned}
& \mathrm{T}_{\mathrm{A}}=\text { ambient temperature }{ }^{\circ} \mathrm{C} \\
& \mathrm{R}_{\theta \mathrm{JA}}=\text { package junction-to-ambient thermal resistance }{ }^{\circ} \mathrm{C} / \mathrm{W} \\
& \mathrm{P}_{\mathrm{D}}=\text { power dissipation in package } \mathrm{W}
\end{aligned}
$$

Historically, thermal resistance has been expressed as the sum of a junction-to-case thermal resistance and a case-to-ambient thermal resistance.

$$
\mathrm{R}_{\theta \mathrm{JA}}=\mathrm{R}_{\theta \mathrm{JC}}+\mathrm{R}_{\theta \mathrm{CA}}
$$

Where:

$$
\begin{aligned}
& \mathrm{R}_{\theta \mathrm{JA}}=\text { package junction-to-ambient thermal resistance }{ }^{\circ} \mathrm{C} / \mathrm{W} \\
& \mathrm{R}_{\theta \mathrm{JC}}=\text { package junction-to-case thermal resistance }{ }^{\circ} \mathrm{C} / \mathrm{W} \\
& \mathrm{R}_{\theta \mathrm{CA}}=\text { package case-to-ambient thermal resistance }{ }^{\circ} \mathrm{C} / \mathrm{W}
\end{aligned}
$$

$\mathrm{R}_{\theta \mathrm{JC}}$ is device-related and cannot be influenced by the user. The user controls the thermal environment to change the case-to-ambient thermal resistance, $\mathrm{R}_{\theta \mathrm{CA}}$. For example, the user can change the air flow around the device, add a heat sink, change the mounting arrangement on the printed circuit board (PCB), or otherwise change the thermal dissipation capability of the area surrounding the device on a PCB. This model is most useful for ceramic packages with heat sinks; some $90 \%$ of the heat flow is dissipated through the case to the heat sink and out to the ambient environment. For ceramic packages, in situations where the heat flow is split between a path to the case and an alternate path through the PCB, analysis of the device thermal performance may need the additional modeling capability of a system level thermal simulation tool.
The thermal performance of plastic packages is more dependent on the temperature of the PCB to which the package is mounted. Again, if the estimations obtained from $R_{\theta J \mathrm{~A}}$ do not satisfactorily answer whether the thermal performance is adequate, a system level model may be appropriate.

A complicating factor is the existence of three common ways for determining the junction-to-case thermal resistance in plastic packages.

## Electrical Design Considerations

- To minimize temperature variation across the surface, the thermal resistance is measured from the junction to the outside surface of the package (case) closest to the chip mounting area when that surface has a proper heat sink.
- To define a value approximately equal to a junction-to-board thermal resistance, the thermal resistance is measured from the junction to where the leads are attached to the case.
- If the temperature of the package case $\left(\mathrm{T}_{\mathrm{T}}\right)$ is determined by a thermocouple, the thermal resistance is computed using the value obtained by the equation

$$
\left(\mathrm{T}_{\mathrm{J}}-\mathrm{T}_{\mathrm{T}}\right) / \mathrm{P}_{\mathrm{D}} .
$$

As noted above, the junction-to-case thermal resistances quoted in this data sheet are determined using the first definition. From a practical standpoint, that value is also suitable for determining the junction temperature from a case thermocouple reading in forced convection environments. In natural convection, using the junction-to-case thermal resistance to estimate junction temperature from a thermocouple reading on the case of the package will estimate a junction temperature slightly hotter than actual temperature. Hence, the new thermal metric, thermal characterization parameter or $\Psi_{\mathrm{JT}}$, has been defined to be $\left(\mathrm{T}_{\mathrm{J}}-\mathrm{T}_{\mathrm{T}}\right) / \mathrm{P}_{\mathrm{D}}$. This value gives a better estimate of the junction temperature in natural convection when using the surface temperature of the package. Remember that surface temperature readings of packages are subject to significant errors caused by inadequate attachment of the sensor to the surface and to errors caused by heat loss to the sensor. The recommended technique is to attach a 40 -gauge thermocouple wire and bead to the top center of the package with thermally conductive epoxy.

### 5.2 Electrical Design Considerations

## CAUTION

This device contains circuitry protecting against damage due to high static voltage or electrical fields. However, normal precautions should be taken to avoid exceeding maximum voltage ratings. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (e.g., either GND or $\mathrm{V}_{\mathrm{CC}}$ ). The suggested value for a pullup or pulldown resistor is 10 k ohm .

Use the following list of recommendations to assure correct DSP operation:

- Provide a low-impedance path from the board power supply to each $\mathrm{V}_{\mathrm{CC}}$ pin on the DSP and from the board ground to each GND pin.
- Use at least six $0.01-0.1 \mu \mathrm{~F}$ bypass capacitors positioned as close as possible to the four sides of the package to connect the $\mathrm{V}_{\mathrm{CC}}$ power source to GND.
- Ensure that capacitor leads and associated printed circuit traces that connect to the chip $\mathrm{V}_{\mathrm{CC}}$ and GND pins are less than 1.2 cm ( 0.5 inch ) per capacitor lead.
- Use at least a four-layer PCB with two inner layers for $\mathrm{V}_{\mathrm{CC}}$ and GND.
- Because the DSP output signals have fast rise and fall times, PCB trace lengths should be minimal. This recommendation particularly applies to the address and data buses as well as the $\overline{\mathrm{IRQA}}$, $\overline{\mathrm{IRQB}}, \overline{\mathrm{IRQC}}, \overline{\overline{\mathrm{IRQD}}, \overline{\mathrm{TA}}, \text { and } \overline{\mathrm{BG}} \text { pins. Maximum PCB trace lengths on the order of } 15 \mathrm{~cm}, ~}$ (6 inches) are recommended.
- Consider all device loads as well as parasitic capacitance due to PCB traces when calculating capacitance. This is especially critical in systems with higher capacitive loads that could create higher transient currents in the $\mathrm{V}_{\mathrm{CC}}$ and GND circuits.
- All inputs must be terminated (i.e., not allowed to float) using CMOS levels, except for the pins with internal pull-up resistors ( $\overline{\mathrm{TRST}}, \mathrm{TMS}, \overline{\mathrm{DE}, \mathrm{TCK}, \text { and TDI). }}$
- Take special care to minimize noise levels on the $\mathrm{V}_{\mathrm{CCP}}, \mathrm{GND}_{\mathrm{P}}$, and $\mathrm{GND}_{\mathrm{P} 1}$ pins.
- If multiple DSP56362 devices are on the same board, check for cross-talk or excessive spikes on the supplies due to synchronous operation of the devices.
- RESET must be asserted when the chip is powered up. A stable EXTAL signal should be supplied before deassertion of RESET.
- At power-up, ensure that the voltage difference between the 5 V tolerant pins and the chip $\mathrm{V}_{\mathrm{CC}}$ never exceeds 3.95 V .


### 5.3 Power Consumption Considerations

Power dissipation is a key issue in portable DSP applications. Some of the factors which affect current consumption are described in this section. Most of the current consumed by CMOS devices is alternating current (ac), which is charging and discharging the capacitances of the pins and internal nodes.
Current consumption is described by the following formula:

$$
\mathrm{I}=\mathrm{C} \times \mathrm{V} \times \mathrm{f}
$$

where:

$$
\begin{aligned}
\mathrm{C} & =\text { node/pin capacitance } \\
\mathrm{V} & =\text { voltage swing } \\
\mathrm{f} & =\text { frequency of node/pin toggle }
\end{aligned}
$$

## Example 1. Current Consumption

For a Port A address pin loaded with 50 pF capacitance, operating at 3.3 V , and with a 100 MHz clock, toggling at its maximum possible rate $(50 \mathrm{MHz})$, the current consumption is

$$
\mathrm{I}=50 \times 10^{-12} \times 3.3 \times 50 \times 10^{6}=8.25 \mathrm{~mA}
$$

The maximum internal current ( $\mathrm{I}_{\mathrm{CCI}} \mathrm{max}$ ) value reflects the typical possible switching of the internal buses on best-case operation conditions, which is not necessarily a real application case. The typical internal current ( $\mathrm{I}_{\mathrm{CCItyp}}$ ) value reflects the average switching of the internal buses on typical operating conditions.

For applications that require very low current consumption, do the following:

- Set the EBD bit when not accessing external memory.
- Minimize external memory accesses and use internal memory accesses.
- Minimize the number of pins that are switching.
- Minimize the capacitive load on the pins.
- Connect the unused inputs to pull-up or pull-down resistors.


## PLL Performance Issues

- Disable unused peripherals.
- Disable unused pin activity (e.g., CLKOUT, XTAL).

One way to evaluate power consumption is to use a current per MIPS measurement methodology to minimize specific board effects (i.e., to compensate for measured board current not caused by the DSP). A benchmark power consumption test algorithm is listed in Appendix A. Use the test algorithm, specific test current measurements, and the following equation to derive the current per MIPS value.

$$
1 \mathrm{MIPS}=1 \mathrm{MHz}=\left(\mathrm{I}_{\mathrm{typF} 2}-\mathrm{I}_{\mathrm{typF} 1}\right) \times(\mathrm{F} 2-\mathrm{F} 1)
$$

where :
$\mathrm{I}_{\mathrm{typF} 2}=$ current at F2
$\mathrm{I}_{\mathrm{typF} 1}=$ current at F1
F2 = high frequency (any specified operating frequency)
F1 = low frequency (any specified operating frequency lower than F2)

## NOTE

F1 should be significantly less than F2. For example, F2 could be 66 MHz and F1 could be 33 MHz . The degree of difference between F1 and F2 determines the amount of precision with which the current rating can be determined for an application.

### 5.4 PLL Performance Issues

The following explanations should be considered as general observations on expected PLL behavior. There is no testing that verifies these exact numbers. These observations were measured on a limited number of parts and were not verified over the entire temperature and voltage ranges.

### 5.4.1 Phase Skew Performance

The phase skew of the PLL is defined as the time difference between the falling edges of EXTAL and CLKOUT for a given capacitive load on CLKOUT, over the entire process, temperature, and voltage ranges. As defined in Figure 3-1, for input frequencies greater than 15 MHz and the $\mathrm{MF} \leq 4$, this skew is greater than or equal to 0.0 ns and less than 1.8 ns ; otherwise, this skew is not guaranteed. However, for $\mathrm{MF}<10$ and input frequencies greater than 10 MHz , this skew is between -1.4 ns and +3.2 ns .

### 5.4.2 Phase Jitter Performance

The phase jitter of the PLL is defined as the variations in the skew between the falling edges of EXTAL and CLKOUT for a given device in specific temperature, voltage, input frequency, MF, and capacitive load on CLKOUT. These variations are a result of the PLL locking mechanism. For input frequencies greater than 15 MHz and $\mathrm{MF} \leq 4$, this jitter is less than $\pm 0.6 \mathrm{~ns}$; otherwise, this jitter is not guaranteed. However, for MF $<10$ and input frequencies greater than 10 MHz , this jitter is less than $\pm 2 \mathrm{~ns}$.

### 5.4.3 Frequency Jitter Performance

The frequency jitter of the PLL is defined as the variation of the frequency of CLKOUT. For small MF $(\mathrm{MF}<10)$ this jitter is smaller than $0.5 \%$. For mid-range MF $(10<\mathrm{MF}<500)$ this jitter is between $0.5 \%$ and approximately $2 \%$. For large MF (MF > 500), the frequency jitter is $2-3 \%$.

### 5.4.4 Input (EXTAL) Jitter Requirements

The allowed jitter on the frequency of EXTAL is $0.5 \%$. If the rate of change of the frequency of EXTAL is slow (i.e., it does not jump between the minimum and maximum values in one cycle) or the frequency of the jitter is fast (i.e., it does not stay at an extreme value for a long time), then the allowed jitter can be $2 \%$. The phase and frequency jitter performance results are only valid if the input jitter is less than the prescribed values.

### 5.5 Host Port Considerations

Careful synchronization is required when reading multi-bit registers that are written by another asynchronous system. This synchronization is a common problem when two asynchronous systems are connected, as they are in the host interface. The following paragraphs present considerations for proper operation.

### 5.5.1 Host Programming Considerations

- Unsynchronized Reading of Receive Byte Registers-When reading the receive byte registers, receive register high (RXH), receive register middle (RXM), or receive register low (RXL), the host interface programmer should use interrupts or poll the receive register data full (RXDF) flag that indicates whether data is available. This ensures that the data in the receive byte registers will be valid.
- Overwriting Transmit Byte Registers-The host interface programmer should not write to the transmit byte registers, transmit register high (TXH), transmit register middle (TXM), or transmit register low (TXL), unless the transmit register data empty (TXDE) bit is set, indicating that the transmit byte registers are empty. This ensures that the transmit byte registers will transfer valid data to the host receive (HRX) register.
- Synchronization of Status Bits from DSP to Host-HC, $\overline{\text { HOREQ, DMA, HF3, HF2, TRDY, }}$ TXDE, and RXDF status bits are set or cleared from inside the DSP and read by the host processor (refer to the user's manual for descriptions of these status bits). The host can read these status bits very quickly without regard to the clock rate used by the DSP, but the state of the bit could be changing during the read operation. This is not generally a system problem, because the bit will be read correctly in the next pass of any host polling routine.
However, if the host asserts $\overline{\mathrm{HEN}}$ for more than timing number 31, with a minimum cycle time of timing number $31+32$, then these status bits are guaranteed to be stable. Exercise care when reading status bits HF3 and HF2 as an encoded pair. If the DSP changes HF3 and HF2 from 00 to 11 , there is a small probability that the host could read the bits during the transition and receive 01 or 10 instead of 11. If the combination of HF3 and HF2 has


## Host Port Considerations

significance, the host could read the wrong combination. Therefore, read the bits twice and check for consensus.

- Overwriting the Host Vector-The host interface programmer should change the host vector (HV) register only when the host command (HC) bit is clear. This ensures that the DSP interrupt control logic will receive a stable vector.
- Cancelling a Pending Host Command Exception-The host processor may elect to clear the HC bit to cancel the host command exception request at any time before it is recognized by the DSP. Because the host does not know exactly when the exception will be recognized (due to exception processing synchronization and pipeline delays), the DSP may execute the host command exception after the HC bit is cleared. For these reasons, the HV bits must not be changed at the same time that the HC bit is cleared.
- Variance in the Host Interface Timing - The host interface (HDI) may vary (e.g. due to the PLL lock time at reset). Therefore, a host which attempts to load (bootstrap) the DSP should first make sure that the part has completed its HI port programming (e.g., by setting the INIT bit in ICR then polling it and waiting it to be cleared, then reading the ISR or by writing the TREQ/RREQ together with the INIT and then polling INIT, ISR, and the $\overline{\text { HOREQ }}$ pin).


### 5.5.2 DSP Programming Considerations

- Synchronization of Status Bits from Host to DSP-DMA, HF1, HF0, HCP, HTDE, and HRDF status bits are set or cleared by the host processor side of the interface. These bits are individually synchronized to the DSP clock. (Refer to the user's manual for descriptions of these status bits.)
- Reading HF0 and HF1 as an Encoded Pair-Care must be exercised when reading status bits HF0 and HF1 as an encoded pair, (i.e., the four combinations $00,01,10$, and 11 each have significance). A very small probability exists that the DSP will read the status bits synchronized during transition. Therefore, HF0 and HF1 should be read twice and checked for consensus.


## 6 Ordering Information

Consult a Freescale Semiconductor, Inc. sales office or authorized distributor to determine product availability and to place an order.
For information on ordering this and all DSP Audio products, review the SG1004 selector guide at http://www.freescale.com.

## NOTES

## Appendix A Power Consumption Benchmark

The following benchmark program permits evaluation of DSP power usage in a test situation. It enables the PLL, disables the external clock, and uses repeated multiply-accumulate instructions with a set of synthetic DSP application data to emulate intensive sustained DSP operation.

```
;********************************************************************;*********
************************************************************
;* ;* CHECKS Typical Power Consumption
;********************************************************************
    page 200,55,0,0,0
    nolist
I_VEC EQU $000000 ; Interrupt vectors for program debug only
START EQU $8000 ; MAIN (external) program starting address
INT_PROG EQU $100 ; INTERNAL program memory starting address
INT_XDAT EQU $0 ; INTERNAL X-data memory starting address
INT_YDAT EQU $0 ; INTERNAL Y-data memory starting address
    INCLUDE "ioequ.asm"
    INCLUDE "intequ.asm"
    list
    Org P:START
;
    movep #$0123FF,x:M_BCR; BCR: Area 3 : 1 w.s (SRAM)
; Default: 1 w.s (SRAM)
;
    movep #$0d0000,x:M_PCTL ; XTAL disable
                                    ; PLL enable
                                    ; CLKOUT disable
;
; Load the program
;
    move #INT_PROG,r0
    move #PROG_START,r1
    do #(PROG_END-PROG_START),PLOAD_LOOP
    move p:(r1)+,x0
    move x0,p:(r0)+
    nop
PLOAD_LOOP
;
; Load the X-data
;
    move #INT_XDAT,r0
    move #XDAT_START,r1
```

DSP56362 Technical Data, Rev. 4

```
    do #(XDAT_END-XDAT_START),XLOAD_LOOP
    move p:(r1)+,x0
    move x0,x:(r0)+
XLOAD_LOOP
;
; Load the Y-data
;
    move #INT_YDAT,r0
    move #YDAT_START,r1
    do #(YDAT_END-YDAT_START),YLOAD_LOOP
    move p:(r1)+,x0
    move x0,y:(r0)+
YLOAD LOOP
;
    jmp INT_PROG
PROG_START
    move #$0,r0
    move #$0,r4
    move #$3f,m0
    move #$3f,m4
;
    clr a
    clr b
    move #$0,x0
    move #$0,x1
    move #$0,y0
    move #$0,y1
    bset #4,omr ; ebd
;
sbr dor #60, end
    mac x0,y0,a x:(r0)+,x1 y:(r4)+,y1
    mac x1,y1,a x:(r0)+,x0 y:(r4)+,y0
    add a,b
    mac x0,y0,a x:(r0)+,x1
    mac x1,y1,a y:(r4)+,y0
    move b1,x:$ff
_end
    bra sbr
    nop
    nop
    nop
    nop
PROG END
    nop
    nop
XDAT_START
; org x:0
    dc $262EB9
    dc $86F2FE
    dc $E56A5F
    dc $616CAC
```



DSP56362 Technical Data, Rev. 4

|  | dc | \$482FD4 |
| :---: | :---: | :---: |
|  | dc | \$7257D |
|  | dc | \$E53C72 |
|  | dc | \$1A8C3 |
|  | dc | \$E27540 |
| XDAT_END |  |  |
| YDAT_START |  |  |
| ; | org | y : 0 |
|  | dc | \$5B6DA |
|  | dc | \$C3F70B |
|  | dc | \$6A39E8 |
|  | dc | \$81E801 |
|  | dc | \$C666A6 |
|  | dc | \$46F8E7 |
|  | dc | \$AAEC94 |
|  | dc | \$24233D |
|  | dc | \$802732 |
|  | dc | \$2E3C83 |
|  | dc | \$A43E00 |
|  | dc | \$C2B639 |
|  | dc | \$85A47E |
|  | dc | \$ABFDDF |
|  | dc | \$F3A2C |
|  | dc | \$2D7CF5 |
|  | dc | \$E16A8A |
|  | dc | \$ECB8FB |
|  | dc | \$4BED18 |
|  | dc | \$43F371 |
|  | dc | \$83A556 |
|  | dc | \$E1E9D7 |
|  | dc | \$ACA2C4 |
|  | dc | \$8135AD |
|  | dc | \$2CE0E2 |
|  | dc | \$8F2C73 |
|  | dc | \$432730 |
|  | dc | \$A87FA9 |
|  | dc | \$4A292E |
|  | dc | \$A63CCF |
|  | dc | \$6BA65C |
|  | dc | \$E06D65 |
|  | dc | \$1AA3A |
|  | dc | \$A1B6EB |
|  | dc | \$48AC48 |
|  | dc | \$EF7AE1 |
|  | dc | \$6E3006 |
|  | dc | \$62F6C7 |
|  | dc | \$6064F4 |
|  | dc | \$87E41D |
|  | dc | \$CB2692 |
|  | dc | \$2C3863 |
|  | dc | \$C6BC60 |
|  | dc | \$43A519 |
|  | dc | \$6139DE |
|  | dc | \$ADF7BF |


|  | dc | \$4B3E8C |
| :---: | :---: | :---: |
|  | dc | \$6079D5 |
|  | dc | \$E0F5EA |
|  | dc | \$8230DB |
|  | dc | \$A3B778 |
|  | dc | \$2BFE51 |
|  | dc | \$E0A6B6 |
|  | dc | \$68FFB7 |
|  | dc | \$28F324 |
|  | dc | \$8F2E8D |
|  | dc | \$667842 |
|  | dc | \$83E053 |
|  | dc | \$A1FD90 |
|  | dc | \$6B2689 |
|  | dc | \$85B68E |
|  | dc | \$622EAF |
|  | dc | \$6162BC |
|  | dc | \$E4A245 |
| YDAT END |  |  |

## NOTES

## Appendix B IBIS Model

| [IBIS ver] | 2.1 |  |  |
| :--- | :---: | :--- | :--- |
| [File name] | 56362. ibs |  |  |
| [File Rev] | 0.0 |  |  |
| [Date] | $29 / 6 / 2000$ |  | max |
| [Component] | 56362 |  | 75 m |
| [Manufacturer] | Freescale |  | 4.3 nH |
| [Package] |  | min | 1.4 pF |
| Ivariable | typ | 22 m | 1.1 nH |
| R_pkg | 45 m | 1.2 pF |  |


| $\begin{aligned} & \text { [Pin]signa } \\ & 1 \mathrm{sck} \end{aligned}$ | el_name ip5b io |
| :---: | :---: |
| 2 ss | ip5b_io |
| 3 hreq_ | ip5b_io |
| 4 sdo 0 | ip5b_io |
| 5 sdo1 | ip5b_io |
| 6 sdoi23 | ip5b_io |
| 7 sdoi32 | ip5b_io |
| 8 svcc | power |
| 9 sgnd | gnd |
| 10 sdoi41 | ip5b_io |
| 11 sdoi50 | ip5b_io |
| 12 fst | ip5b_io |
| 13 fsr | ip5b_io |
| 14 sckt | ip5b_io |
| 15 sckr | ip5b_io |
| 16 hsckt | ip5b_io |
| 17 hsckr | ip5b_io |
| 18 qvccl | power |
| 19 gnd | gnd |
| 20 qvech | power |
| 21 hp 12 | ip5b_io |
| $22 \mathrm{hp11}$ | ip5b_io |
| $23 \mathrm{hp15}$ | ip5b_io |
| 24 hp14 | ip5b_io |
| 25 svcc | power |
| 26 sgnd | gnd |
| 27 ado | ip5b_io |
| 28 aci | ip5b_io |
| 29 tio | ip5b_io |
| 30 hp 13 | ip5b_io |
| $31 \mathrm{hp10}$ | ip5b_io |
| 32 hp 9 | ip5b_io |


| 33 hp 8 | ip5b_io |
| :---: | :---: |
| 34 hp 7 | ip5b_io |
| $35 \mathrm{hp6}$ | ip5b_io |
| 36 hp 5 | ip5b_io |
| 37 hp 4 | ip5b_io |
| 38 svcc | power |
| 39 sgnd | gnd |
| 40 hp 3 | ip5b_io |
| 41 hp 2 | ip5b_io |
| $42 \mathrm{hp1}$ | ip5b_io |
| $43 \mathrm{hp0}$ | ip5b_io |
| 44 ires_ | ip5b_i |
| 45 pvcc | power |
| 46 pcap | power |
| 47 pgnd | gnd |
| 48 pgnd1 | gnd |
| 49 qvech | power |
| 50 aa3 | icbc_o |
| 51 aa2 | icbc_o |
| 52 cas_ | icbc_o |
| 53 de | ipbw_io |
| 54 qgnd | gnd |
| 55 cxtldis_ | iexlh_i |
| 56 qvecl | power |
| 57 cvcc | power |
| 58 cgnd | gnd |
| 59 clkout | icba_o |
| 61 nmi | ipbw_i |
| 62 ta | icbc_o |
| 63 br_ | icbc_o |
| 64 bb | icbc_o |
| 65 cvcc | power |
| 66 cgnd | gnd |
| 67 wr | icbc_o |
| 68 rd | icbc_o |
| 69 aal | icbc_o |
| 70 aa0 | icbc_o |
| 71 bg_ | icbc_o |
| 72 eab0 | icba_o |
| 73 eab1 | icba_o |
| 74 avcc | power |
| 75 agnd | gnd |
| 76 eab2 | icba_o |
| 77 eab3 | icba_o |
| 78 eab4 | icba_o |
| 79 eab5 | icba_o |
| 80 avcc | power |
| 81 agnd | gnd |
| 82 eab6 | icba_o |
| 83 eab7 | icba_o |
| 84 eab8 | icba_o |
| 85 eab9 | icba_o |
| 86 avcc | power |
| 87 agnd | gnd |
| 88 eab10 | icba_o |


| 89 eab11 | icba_o |
| :---: | :---: |
| 90 qgnd | gnd |
| 91 qvcc | power |
| 92 eab12 | icba_o |
| 93 eab13 | icba_o |
| 94 eab14 | icba_o |
| 95 qvech | power |
| 96 agnd | gnd |
| 97 eab15 | icba_o |
| 98 eab16 | icba_o |
| 99 eab17 | icba_o |
| 100 edb0 | icba_io |
| 101 edb1 | icba_io |
| 102 edb2 | icba_io |
| 103 dvcc | power |
| 104 dgnd | gnd |
| 105 edb3 | icba_io |
| 106 edb4 | icba_io |
| 107 edb5 | icba_io |
| 108 edb6 | icba_io |
| 109 edb7 | icba_io |
| 110 edb8 | icba_io |
| 111 dvcc | power |
| 112 dgnd | gnd |
| 113 edb9 | icba_io |
| 114 edb10 | icba_io |
| 115 edb11 | icba_io |
| 116 edb12 | icba_io |
| 117 edb13 | icba_io |
| 118 edb14 | icba_io |
| 119 dvcc | power |
| 120 dgnd | gnd |
| 121 edb15 | icba_io |
| 122 edb16 | icba_io |
| 123 edb17 | icba_io |
| 124 edb18 | icba_io |
| 125 edb19 | icba_io |
| 126 qvccl | power |
| 127 qgnd | gnd |
| 128 edb20 | icba_io |
| 129 dvcc | power |
| 130 dgnd | gnd |
| 131 edb21 | icba_io |
| 132 edb22 | icba_io |
| 133 edb23 | icba_io |
| 134 irqd_ | ip5b_i |
| 135 irqc_ | ip5b_i |
| 136 irqb | ip5b_i |
| 137 irqa_ | ip5.b_i |
| 138 trst_ | ip5b_i |
| 139 tdo | ip5b_o |
| 140 tdi | ip5b_i |
| 141 tck | ip5b_i |
| 142 tms | ip5b_i |
| 143 mosi | ip5b io |


| 144 sda ip5b_io |  |  |  |
| :---: | :---: | :---: | :---: |
| \| |  |  |  |
| [Model] | ip5b_i |  |  |
| Model_type | Input |  |  |
| Polarity | Non-Inverting |  |  |
| Vinl $=0.8000 \mathrm{v}$ |  |  |  |
| Vinh $=2.000 \mathrm{v}$ |  |  |  |
| C_comp | 5.00 pF | 5.00 pF | 5.00 pF |
| \| |  |  |  |
| \| |  |  |  |
| [Voltage Range] |  | 3.3 v 3v | 3.6 v |
| [GND_clamp] |  |  |  |
| \|voltage | I (typ) | I (mi | ) I (max) |
| । |  |  |  |
| $-3.30 \mathrm{e}+00$ | $-5.21 e+02$ | $-3.65 e+02$ | $-5.18 \mathrm{e}+02$ |
| $-3.10 \mathrm{e}+00$ | $-4.69 \mathrm{e}+02$ | $-3.30 \mathrm{e}+02$ | -4.67e+02 |
| $-2.90 \mathrm{e}+00$ | -4.18e+02 | -2.94e+02 | $-4.16 e+02$ |
| $-2.70 \mathrm{e}+00$ | $-3.67 e+02$ | $-2.59 \mathrm{e}+02$ | $-3.65 e+02$ |
| $-2.50 \mathrm{e}+00$ | $-3.16 e+02$ | -2.23e+02 | -3.14e+02 |
| $-2.30 \mathrm{e}+00$ | -2.65e+02 | -1.88e+02 | -2.63e+02 |
| $-2.10 e+00$ | -2.14e+02 | $-1.52 e+02$ | -2.12e+02 |
| $-1.90 \mathrm{e}+00$ | -1.63e+02 | $-1.17 e+02$ | -1.61e+02 |
| $-1.70 \mathrm{e}+00$ | $-1.13 e+02$ | $-9.25 e+01$ | $-1.10 \mathrm{e}+02$ |
| $-1.50 \mathrm{e}+00$ | -7.83e+01 | -6.88e+01 | -7.58e+01 |
| $-1.30 \mathrm{e}+00$ | -4.43e+01 | $-4.52 e+01$ | -4.17e+01 |
| $-1.10 e+00$ | -1.02e+01 | $-2.15 e+01$ | -7.67e+00 |
| -9.00e-01 | -9.69e-03 | -1.18e+00 | -7.81e-03 |
| -7.00e-01 | -2.83e-04 | -5.70e-03 | -8.42e-04 |
| -5.00e-01 | -1.35e-06 | -4.53e-05 | -1.00e-05 |
| -3.00e-01 | -1.31e-09 | -3.74e-07 | -8.58e-09 |
| -1.00e-01 | -2.92e-11 | -3.00e-09 | -3.64e-11 |
| $0.000 \mathrm{e}+00$ | -2.44e-11 | -5.14e-10 | -2.79e-11 |
| 1 |  |  |  |
|  |  |  |  |
| [Model] ip5b_io |  |  |  |
| Model_type I/O |  |  |  |
| Polarity Non-Inverting |  |  |  |
| Vinl $=0.8000 \mathrm{v}$ |  |  |  |
| Vinh $=2.000 \mathrm{v}$ |  |  |  |
| C_comp | 5.00 pF | 5.00 pF | 5.00 pF |
| \| |  |  |  |
| \| |  |  |  |
| [Voltage Range] 3v 3v 3v[Pulldown] |  |  |  |
|  |  |  |  |
| \|voltage | I (typ) | I (mi | I (max) |
| \| |  |  |  |
| $-3.30 \mathrm{e}+00$ | $-5.21 e+02$ | $-3.65 e+02$ | $-5.18 e+02$ |
| $-3.10 e+00$ | -4.69e+02 | $-3.30 \mathrm{e}+02$ | -4.67e+02 |
| $-2.90 \mathrm{e}+00$ | $-4.18 \mathrm{e}+02$ | $-2.94 \mathrm{e}+02$ | $-4.16 e+02$ |
| $-2.70 e+00$ | -3.67e+02 | -2.59e+02 | $-3.65 e+02$ |
| $-2.50 \mathrm{e}+00$ | $-3.16 e+02$ | $-2.23 e+02$ | -3.14e+02 |
| $-2.30 \mathrm{e}+00$ | -2.65e+02 | -1.88e+02 | -2.63e+02 |
| $-2.10 e+00$ | -2.14e+02 | $-1.52 e+02$ | -2.12e+02 |
| $-1.90 \mathrm{e}+00$ | $-1.63 \mathrm{e}+02$ | $-1.17 e+02$ | -1.61e+02 |
| $-1.70 \mathrm{e}+00$ | -1.13e+02 | $-9.25 e+01$ | -1.10e+02 |


| $-1.50 \mathrm{e}+00$ | $-7.83 e+01$ | $-6.88 e+01$ | $-7.58 e+01$ |
| :---: | :---: | :---: | :---: |
| $-1.30 \mathrm{e}+00$ | $-4.43 e+01$ | $-4.52 e+01$ | $-4.17 e+01$ |
| $-1.10 \mathrm{e}+00$ | $-1.02 \mathrm{e}+01$ | $-2.15 e+01$ | $-7.69 e+00$ |
| -9.00e-01 | -5.10e-02 | $-1.18 \mathrm{e}+00$ | -5.63e-02 |
| -7.00e-01 | -3.65e-02 | -2.25e-02 | -4.28e-02 |
| -5.00e-01 | -2.65e-02 | -1.38e-02 | -3.12e-02 |
| -3.00e-01 | -1.62e-02 | -8.35e-03 | -1.91e-02 |
| -1.00e-01 | -5.49e-03 | -2.80e-03 | -6.52e-03 |
| $1.000 \mathrm{e}-01$ | $5.377 \mathrm{e}-03$ | $2.744 \mathrm{e}-03$ | $6.427 e-03$ |
| $3.000 \mathrm{e}-01$ | $1.516 \mathrm{e}-02$ | 7.871e-03 | $1.823 \mathrm{e}-02$ |
| $5.000 \mathrm{e}-01$ | $2.370 \mathrm{e}-02$ | $1.252 \mathrm{e}-02$ | $2.869 \mathrm{e}-02$ |
| $7.000 \mathrm{e}-01$ | $3.098 \mathrm{e}-02$ | $1.667 \mathrm{e}-02$ | $3.776 e-02$ |
| $9.000 \mathrm{e}-01$ | $3.700 \mathrm{e}-02$ | $2.026 \mathrm{e}-02$ | $4.544 \mathrm{e}-02$ |
| $1.100 \mathrm{e}+00$ | $4.175 \mathrm{e}-02$ | $2.324 \mathrm{e}-02$ | $5.171 \mathrm{e}-02$ |
| $1.300 \mathrm{e}+00$ | $4.531 \mathrm{e}-02$ | $2.553 \mathrm{e}-02$ | $5.660 \mathrm{e}-02$ |
| $1.500 \mathrm{e}+00$ | $4.779 \mathrm{e}-02$ | $2.709 \mathrm{e}-02$ | $6.023 e-02$ |
| $1.700 \mathrm{e}+00$ | $4.935 \mathrm{e}-02$ | $2.803 \mathrm{e}-02$ | $6.271 e-02$ |
| $1.900 \mathrm{e}+00$ | $5.013 \mathrm{e}-02$ | $2.851 \mathrm{e}-02$ | $6.419 \mathrm{e}-02$ |
| $2.100 \mathrm{e}+00$ | $5.046 \mathrm{e}-02$ | $2.876 \mathrm{e}-02$ | $6.494 \mathrm{e}-02$ |
| $2.300 \mathrm{e}+00$ | $5.063 \mathrm{e}-02$ | 2.892e-02 | $6.525 e-02$ |
| $2.500 \mathrm{e}+00$ | $5.075 \mathrm{e}-02$ | $2.904 \mathrm{e}-02$ | $6.540 \mathrm{e}-02$ |
| $2.700 \mathrm{e}+00$ | $5.085 \mathrm{e}-02$ | $2.912 \mathrm{e}-02$ | $6.549 \mathrm{e}-02$ |
| $2.900 \mathrm{e}+00$ | $5.090 \mathrm{e}-02$ | $2.876 \mathrm{e}-02$ | $6.555 \mathrm{e}-02$ |
| $3.100 \mathrm{e}+00$ | $4.771 \mathrm{e}-02$ | $2.994 \mathrm{e}-02$ | $6.561 \mathrm{e}-02$ |
| $3.300 \mathrm{e}+00$ | $4.525 \mathrm{e}-02$ | 3.321e-02 | $6.182 e-02$ |
| $3.500 \mathrm{e}+00$ | $4.657 \mathrm{e}-02$ | $3.570 \mathrm{e}-02$ | $6.049 \mathrm{e}-02$ |
| $3.700 \mathrm{e}+00$ | $4.904 \mathrm{e}-02$ | $3.801 \mathrm{e}-02$ | $6.178 \mathrm{e}-02$ |
| $3.900 \mathrm{e}+00$ | $5.221 \mathrm{e}-02$ | 4.029e-02 | $6.450 \mathrm{e}-02$ |
| $4.100 \mathrm{e}+00$ | $5.524 \mathrm{e}-02$ | $4.253 \mathrm{e}-02$ | $6.659 \mathrm{e}-02$ |
| $4.300 \mathrm{e}+00$ | $5.634 \mathrm{e}-02$ | $4.463 \mathrm{e}-02$ | $6.867 e-02$ |
| $4.500 \mathrm{e}+00$ | $5.751 \mathrm{e}-02$ | $4.645 \mathrm{e}-02$ | $6.970 \mathrm{e}-02$ |
| $4.700 \mathrm{e}+00$ | $5.634 \mathrm{e}-02$ | $4.786 \mathrm{e}-02$ | $6.938 \mathrm{e}-02$ |
| $4.900 \mathrm{e}+00$ | $5.648 \mathrm{e}-02$ | $4.881 \mathrm{e}-02$ | $6.960 \mathrm{e}-02$ |
| $5.100 \mathrm{e}+00$ | $5.664 \mathrm{e}-02$ | $4.912 \mathrm{e}-02$ | $6.983 e-02$ |
| $5.300 \mathrm{e}+00$ | $5.679 \mathrm{e}-02$ | $4.795 \mathrm{e}-02$ | $7.005 \mathrm{e}-02$ |
| $5.500 \mathrm{e}+00$ | $5.693 \mathrm{e}-02$ | $4.679 \mathrm{e}-02$ | $7.026 \mathrm{e}-02$ |
| $5.700 \mathrm{e}+00$ | $5.707 \mathrm{e}-02$ | $4.688 \mathrm{e}-02$ | $7.049 \mathrm{e}-02$ |
| $5.900 \mathrm{e}+00$ | $5.722 \mathrm{e}-02$ | $4.700 \mathrm{e}-02$ | $7.074 \mathrm{e}-02$ |
| $6.100 \mathrm{e}+00$ | $5.741 \mathrm{e}-02$ | $4.712 \mathrm{e}-02$ | $7.105 e-02$ |
| $6.300 \mathrm{e}+00$ | $5.766 \mathrm{e}-02$ | $4.723 \mathrm{e}-02$ | $7.147 e-02$ |
| $6.500 \mathrm{e}+00$ | $5.801 \mathrm{e}-02$ | $4.733 \mathrm{e}-02$ | $7.205 \mathrm{e}-02$ |
| $6.600 \mathrm{e}+00$ | $5.824 \mathrm{e}-02$ | $4.737 \mathrm{e}-02$ | $7.242 \mathrm{e}-02$ |
| । |  |  |  |
| [Pullup] |  |  |  |
| \|voltage | I (typ) | I (m |  |
| \| |  |  |  |
| $-3.30 e+00$ | $2.922 \mathrm{e}-04$ | $2.177 \mathrm{e}-04$ | $4.123 \mathrm{e}-04$ |
| $-3.10 \mathrm{e}+00$ | $2.881 \mathrm{e}-04$ | $2.175 \mathrm{e}-04$ | $4.021 \mathrm{e}-04$ |
| $-2.90 \mathrm{e}+00$ | $2.853 \mathrm{e}-04$ | $2.173 \mathrm{e}-04$ | $3.946 \mathrm{e}-04$ |
| $-2.70 \mathrm{e}+00$ | $2.836 \mathrm{e}-04$ | $2.172 \mathrm{e}-04$ | $3.893 \mathrm{e}-04$ |
| $-2.50 \mathrm{e}+00$ | $2.825 \mathrm{e}-04$ | $2.171 \mathrm{e}-04$ | $3.857 \mathrm{e}-04$ |
| $-2.30 \mathrm{e}+00$ | $2.819 \mathrm{e}-04$ | $2.170 \mathrm{e}-04$ | $3.834 \mathrm{e}-04$ |
| $-2.10 \mathrm{e}+00$ | $2.815 \mathrm{e}-04$ | 2.169e-04 | $3.820 \mathrm{e}-04$ |
| $-1.90 \mathrm{e}+00$ | $2.813 \mathrm{e}-04$ | $2.167 e-04$ | $3.812 e-04$ |
| $-1.70 \mathrm{e}+00$ | $2.812 \mathrm{e}-04$ | $2.520 \mathrm{e}-04$ | $3.808 \mathrm{e}-04$ |


| $-1.50 \mathrm{e}+00$ | $2.811 \mathrm{e}-04$ | $3.078 \mathrm{e}-02$ | $3.806 \mathrm{e}-0$ |
| :---: | :---: | :---: | :---: |
| $-1.30 \mathrm{e}+00$ | $2.810 \mathrm{e}-04$ | $2.684 \mathrm{e}-02$ | $3.804 \mathrm{e}-0$ |
| $-1.10 \mathrm{e}+00$ | $2.809 \mathrm{e}-04$ | $2.277 \mathrm{e}-02$ | $3.802 \mathrm{e}-0$ |
| -9.00e-01 | $2.808 \mathrm{e}-04$ | $1.864 \mathrm{e}-02$ | $3.801 \mathrm{e}-0$ |
| -7.00e-01 | $2.997 e-04$ | $1.447 \mathrm{e}-02$ | $3.799 \mathrm{e}-0$ |
| -5.00e-01 | $1.750 \mathrm{e}-02$ | $1.031 \mathrm{e}-02$ | $3.797 \mathrm{e}-0$ |
| -3.00e-01 | $1.048 \mathrm{e}-02$ | 6.181e-03 | $3.776 \mathrm{e}-0$ |
| -1.00e-01 | $3.487 e-03$ | $2.084 \mathrm{e}-03$ | $4.568 \mathrm{e}-03$ |
| $1.000 \mathrm{e}-01$ | -3.40e-03 | -2.03e-03 | -4.22e-03 |
| $3.000 \mathrm{e}-01$ | -9.69e-03 | -5.71e-03 | -1.24e-02 |
| $5.000 \mathrm{e}-01$ | -1.52e-02 | -8.99e-03 | -1.95e- |
| $7.000 \mathrm{e}-01$ | -2.02e-02 | -1.19e-02 | -2.61e-02 |
| $9.000 \mathrm{e}-01$ | -2.46e-02 | -1.43e-02 | -3.21e-02 |
| $1.100 \mathrm{e}+00$ | -2.84e-02 | -1.62e-02 | -3.73e-02 |
| $1.300 \mathrm{e}+00$ | -3.14e-02 | -1.77e-02 | -4.18e-02 |
| $1.500 \mathrm{e}+00$ | -3.37e-02 | -1.88e-02 | -4.55e-02 |
| $1.700 \mathrm{e}+00$ | -3.55e-02 | -1.95e-02 | -4.85e-02 |
| $1.900 \mathrm{e}+00$ | -3.68e-02 | -2.00e-02 | -5.09e-02 |
| $2.100 \mathrm{e}+00$ | -3.78e-02 | -2.04e-02 | -5.27e-02 |
| $2.300 \mathrm{e}+00$ | -3.85e-02 | -2.07e-02 | -5.41e-02 |
| $2.500 \mathrm{e}+00$ | -3.91e-02 | -2.10e-02 | -5.51e-02 |
| $2.700 \mathrm{e}+00$ | -3.96e-02 | -2.12e-02 | -5.60e-02 |
| $2.900 \mathrm{e}+00$ | -4.01e-02 | -2.15e-02 | -5.67e-02 |
| $3.100 \mathrm{e}+00$ | -4.04e-02 | -2.17e-02 | -5.74e-02 |
| $3.300 \mathrm{e}+00$ | -4.08e-02 | -2.18e-02 | -5.79e-02 |
| $3.500 \mathrm{e}+00$ | -4.11e-02 | -2.20e-02 | -5.84e-02 |
| $3.700 \mathrm{e}+00$ | -4.14e-02 | -2.78e-02 | -5.89e-02 |
| $3.900 \mathrm{e}+00$ | -4.17e-02 | $-1.20 \mathrm{e}+00$ | -5.94e-02 |
| $4.100 \mathrm{e}+00$ | -4.32e-02 | $-2.15 e+01$ | -5.98e-02 |
| $4.300 \mathrm{e}+00$ | -4.08e-01 | $-4.52 e+01$ | -6.10e-02 |
| $4.500 \mathrm{e}+00$ | $-2.73 e+01$ | -6.89e+01 | -6.84e-02 |
| $4.700 \mathrm{e}+00$ | $-6.13 e+01$ | -9.25e+01 | $-7.73 e+00$ |
| $4.900 \mathrm{e}+00$ | $-9.54 \mathrm{e}+01$ | $-1.17 e+02$ | $-4.18 \mathrm{e}+01$ |
| $5.100 \mathrm{e}+00$ | $-1.38 \mathrm{e}+02$ | $-1.52 e+02$ | $-7.59 \mathrm{e}+01$ |
| $5.300 \mathrm{e}+00$ | -1.89e+02 | -1.88e+02 | $-1.11 e+02$ |
| $5.500 \mathrm{e}+00$ | $-2.40 \mathrm{e}+02$ | $-2.23 e+02$ | -1.61e+02 |
| $5.700 \mathrm{e}+00$ | -2.91e+02 | -2.59e+02 | $-2.12 e+02$ |
| $5.900 \mathrm{e}+00$ | $-3.42 e+02$ | $-2.94 \mathrm{e}+02$ | $-2.63 e+02$ |
| $6.100 \mathrm{e}+00$ | $-3.93 e+02$ | $-3.30 \mathrm{e}+02$ | $-3.14 e+02$ |
| $6.300 \mathrm{e}+00$ | $-4.44 \mathrm{e}+02$ | $-3.65 e+02$ | $-3.65 e+02$ |
| $6.500 \mathrm{e}+00$ | $-4.95 e+02$ | -4.01e+02 | $-4.16 e+02$ |
| $6.600 \mathrm{e}+00$ | -5.21e+02 | -4.18e+02 | -4.41e+02 |
| $\begin{aligned} & \text { I } \\ & \text { [GND_clamp] } \end{aligned}$ |  |  |  |
|  |  |  |  |
| \|voltage | I (typ) | $I(\mathrm{~min})$ |  |
| । |  |  |  |
| $-3.30 \mathrm{e}+00$ | $-5.21 e+02$ | $-3.65 e+02$ | $-5.18 \mathrm{e}+02$ |
| $-3.10 e+00$ | $-4.69 \mathrm{e}+02$ | $-3.30 \mathrm{e}+02$ | -4.67e+02 |
| $-2.90 \mathrm{e}+00$ | $-4.18 \mathrm{e}+02$ | -2.94e+02 | $-4.16 e+02$ |
| $-2.70 \mathrm{e}+00$ | $-3.67 e+02$ | -2.59e+02 | $-3.65 e+02$ |
| $-2.50 \mathrm{e}+00$ | $-3.16 e+02$ | $-2.23 e+02$ | $-3.14 \mathrm{e}+02$ |
| $-2.30 \mathrm{e}+00$ | $-2.65 e+02$ | -1.88e+02 | $-2.63 e+02$ |
| $-2.10 \mathrm{e}+00$ | -2.14e+02 | -1.52e+02 | $-2.12 e+02$ |
| $-1.90 \mathrm{e}+00$ | $-1.63 \mathrm{e}+02$ | $-1.17 e+02$ | $-1.61 e+02$ |
| $-1.70 \mathrm{e}+00$ | -1.13e+02 | $-9.25 e+01$ | $-1.10 \mathrm{e}+02$ |



| $1.500 \mathrm{e}+00$ | $4.779 \mathrm{e}-02$ | $2.709 \mathrm{e}-02$ | 6.023e-02 |
| :---: | :---: | :---: | :---: |
| $1.700 \mathrm{e}+00$ | $4.935 \mathrm{e}-02$ | $2.803 \mathrm{e}-02$ | $6.271 \mathrm{e}-02$ |
| $1.900 \mathrm{e}+00$ | $5.013 \mathrm{e}-02$ | $2.851 \mathrm{e}-02$ | $6.419 \mathrm{e}-02$ |
| $2.100 \mathrm{e}+00$ | $5.046 \mathrm{e}-02$ | $2.876 \mathrm{e}-02$ | $6.494 \mathrm{e}-02$ |
| $2.300 \mathrm{e}+00$ | $5.063 \mathrm{e}-02$ | $2.892 e-02$ | $6.525 e-02$ |
| $2.500 \mathrm{e}+00$ | $5.075 \mathrm{e}-02$ | $2.904 \mathrm{e}-02$ | $6.540 \mathrm{e}-02$ |
| $2.700 \mathrm{e}+00$ | $5.085 \mathrm{e}-02$ | $2.912 \mathrm{e}-02$ | $6.549 \mathrm{e}-02$ |
| $2.900 \mathrm{e}+00$ | $5.090 \mathrm{e}-02$ | $2.876 \mathrm{e}-02$ | $6.555 e-02$ |
| $3.100 \mathrm{e}+00$ | $4.771 \mathrm{e}-02$ | $2.994 \mathrm{e}-02$ | 6.561e-02 |
| $3.300 \mathrm{e}+00$ | $4.525 \mathrm{e}-02$ | $3.321 \mathrm{e}-02$ | $6.182 \mathrm{e}-02$ |
| $3.500 \mathrm{e}+00$ | 4.657e-02 | $3.570 \mathrm{e}-02$ | $6.049 \mathrm{e}-02$ |
| $3.700 \mathrm{e}+00$ | $4.904 \mathrm{e}-02$ | 3.801e-02 | $6.178 \mathrm{e}-02$ |
| $3.900 \mathrm{e}+00$ | 5.221e-02 | 4.029e-02 | $6.450 \mathrm{e}-02$ |
| $4.100 \mathrm{e}+00$ | $5.524 \mathrm{e}-02$ | 4.253e-02 | $6.659 \mathrm{e}-02$ |
| $4.300 \mathrm{e}+00$ | $5.634 \mathrm{e}-02$ | 4.463e-02 | $6.867 e-02$ |
| $4.500 \mathrm{e}+00$ | $5.751 \mathrm{e}-02$ | $4.645 \mathrm{e}-02$ | $6.970 e^{-02}$ |
| $4.700 \mathrm{e}+00$ | $5.634 \mathrm{e}-02$ | $4.786 \mathrm{e}-02$ | $6.938 \mathrm{e}-02$ |
| $4.900 \mathrm{e}+00$ | $5.648 \mathrm{e}-02$ | $4.881 e-02$ | $6.960 \mathrm{e}-02$ |
| $5.100 \mathrm{e}+00$ | $5.664 \mathrm{e}-02$ | $4.912 \mathrm{e}-02$ | $6.983 e-02$ |
| $5.300 \mathrm{e}+00$ | $5.679 \mathrm{e}-02$ | $4.795 \mathrm{e}-02$ | $7.005 e-02$ |
| $5.500 \mathrm{e}+00$ | $5.693 \mathrm{e}-02$ | $4.679 \mathrm{e}-02$ | $7.026 \mathrm{e}-02$ |
| $5.700 \mathrm{e}+00$ | $5.707 \mathrm{e}-02$ | $4.688 \mathrm{e}-02$ | 7.049e-02 |
| $5.900 \mathrm{e}+00$ | $5.722 \mathrm{e}-02$ | $4.700 \mathrm{e}-02$ | $7.074 \mathrm{e}-02$ |
| $6.100 \mathrm{e}+00$ | $5.741 \mathrm{e}-02$ | $4.712 \mathrm{e}-02$ | $7.105 \mathrm{e}-02$ |
| $6.300 \mathrm{e}+00$ | $5.766 \mathrm{e}-02$ | $4.723 \mathrm{e}-02$ | 7.147e-02 |
| $6.500 \mathrm{e}+00$ | 5.801e-02 | $4.733 \mathrm{e}-02$ | $7.205 e-02$ |
| $6.600 \mathrm{e}+00$ | $5.824 \mathrm{e}-02$ | $4.737 \mathrm{e}-02$ | 7.242e-02 |
| \| |  |  |  |
| [Pullup] |  |  |  |
| \|voltage | I (typ) | I (min) | $I(\max )$ |
| \| |  |  |  |
| $-3.30 \mathrm{e}+00$ | 2.922e-04 | $2.177 \mathrm{e}-04$ | 4.123e-04 |
| $-3.10 \mathrm{e}+00$ | $2.881 \mathrm{e}-04$ | 2.175e-04 | 4.021e-04 |
| $-2.90 \mathrm{e}+00$ | $2.853 \mathrm{e}-04$ | $2.173 \mathrm{e}-04$ | $3.946 \mathrm{e}-04$ |
| $-2.70 \mathrm{e}+00$ | $2.836 \mathrm{e}-04$ | 2.172e-04 | 3.893e-04 |
| $-2.50 \mathrm{e}+00$ | $2.825 \mathrm{e}-04$ | $2.171 \mathrm{e}-04$ | 3.857e-04 |
| $-2.30 \mathrm{e}+00$ | $2.819 \mathrm{e}-04$ | $2.170 \mathrm{e}-04$ | $3.834 \mathrm{e}-04$ |
| $-2.10 \mathrm{e}+00$ | $2.815 \mathrm{e}-04$ | 2.169e-04 | $3.820 \mathrm{e}-04$ |
| $-1.90 \mathrm{e}+00$ | $2.813 \mathrm{e}-04$ | $2.167 e-04$ | $3.812 \mathrm{e}-04$ |
| $-1.70 \mathrm{e}+00$ | $2.812 \mathrm{e}-04$ | 2.520e-04 | $3.808 \mathrm{e}-04$ |
| $-1.50 \mathrm{e}+00$ | $2.811 \mathrm{e}-04$ | $3.078 \mathrm{e}-02$ | $3.806 \mathrm{e}-04$ |
| $-1.30 \mathrm{e}+00$ | $2.810 \mathrm{e}-04$ | $2.684 \mathrm{e}-02$ | $3.804 \mathrm{e}-04$ |
| $-1.10 \mathrm{e}+00$ | $2.809 \mathrm{e}-04$ | $2.277 \mathrm{e}-02$ | 3.802e-04 |
| -9.00e-01 | $2.808 \mathrm{e}-04$ | $1.864 \mathrm{e}-02$ | $3.801 \mathrm{e}-04$ |
| -7.00e-01 | $2.997 \mathrm{e}-04$ | $1.447 \mathrm{e}-02$ | $3.799 \mathrm{e}-04$ |
| $-5.00 \mathrm{e}-01$ | $1.750 \mathrm{e}-02$ | 1.031e-02 | $3.797 e-04$ |
| -3.00e-01 | $1.048 \mathrm{e}-02$ | 6.181e-03 | $3.776 e-04$ |
| $-1.00 e-01$ | $3.487 e-03$ | $2.084 \mathrm{e}-03$ | $4.568 \mathrm{e}-03$ |
| $1.000 \mathrm{e}-01$ | -3.40e-03 | -2.03e-03 | -4.22e-03 |
| $3.000 \mathrm{e}-01$ | -9.69e-03 | -5.71e-03 | -1.24e-02 |
| $5.000 \mathrm{e}-01$ | -1.52e-02 | -8.99e-03 | -1.95e-02 |
| $7.000 \mathrm{e}-01$ | -2.02e-02 | -1.19e-02 | -2.61e-02 |
| $9.000 \mathrm{e}-01$ | -2.46e-02 | -1.43e-02 | -3.21e-02 |
| $1.100 \mathrm{e}+00$ | -2.84e-02 | -1.62e-02 | -3.73e-02 |
| $1.300 \mathrm{e}+00$ | -3.14e-02 | -1.77e-02 | -4.18e-02 |




| $4.100 \mathrm{e}+00$ | $1.490 \mathrm{e}-01$ | $1.451 \mathrm{e}+01$ | $2.015 \mathrm{e}-01$ |
| :---: | :---: | :---: | :---: |
| $4.300 \mathrm{e}+00$ | $1.501 \mathrm{e}+00$ | $2.658 \mathrm{e}+01$ | $2.030 \mathrm{e}-01$ |
| $4.500 \mathrm{e}+00$ | $1.813 e+01$ | $3.866 e+01$ | $2.385 \mathrm{e}-01$ |
| $4.700 \mathrm{e}+00$ | $3.540 \mathrm{e}+01$ | $5.076 e+01$ | $9.563 \mathrm{e}+00$ |
| $4.900 \mathrm{e}+00$ | $5.269 \mathrm{e}+01$ | $6.461 \mathrm{e}+01$ | $2.682 \mathrm{e}+01$ |
| $5.100 \mathrm{e}+00$ | $7.541 e+01$ | $8.261 e+01$ | $4.409 \mathrm{e}+01$ |
| $5.300 \mathrm{e}+00$ | $1.012 \mathrm{e}+02$ | $1.006 \mathrm{e}+02$ | $6.258 \mathrm{e}+01$ |
| $5.500 \mathrm{e}+00$ | $1.270 \mathrm{e}+02$ | $1.186 \mathrm{e}+02$ | $8.836 \mathrm{e}+01$ |
| $5.700 \mathrm{e}+00$ | $1.527 e+02$ | $1.366 e+02$ | $1.141 \mathrm{e}+02$ |
| $5.900 \mathrm{e}+00$ | $1.785 \mathrm{e}+02$ | $1.546 \mathrm{e}+02$ | $1.399 \mathrm{e}+02$ |
| $6.100 \mathrm{e}+00$ | $2.043 e+02$ | $1.726 e+02$ | $1.657 e+02$ |
| $6.300 \mathrm{e}+00$ | $2.301 e+02$ | $1.906 \mathrm{e}+02$ | 1. $915 \mathrm{e}+02$ |
| $6.500 \mathrm{e}+00$ | $2.559 \mathrm{e}+02$ | $2.086 \mathrm{e}+02$ | $2.173 e+02$ |
| $6.600 \mathrm{e}+00$ | $2.688 \mathrm{e}+02$ | $2.176 e+02$ | $2.302 \mathrm{e}+02$ |
| \| |  |  |  |
| [Pullup] |  |  |  |
| \|voltage | I (typ) | $I(m i n)$ | I (max) |
| \| |  |  |  |
| $-3.30 \mathrm{e}+00$ | $2.686 \mathrm{e}+02$ | $1.905 e+02$ | $2.686 \mathrm{e}+02$ |
| $-3.10 \mathrm{e}+00$ | $2.428 \mathrm{e}+02$ | 1.725e+02 | $2.428 \mathrm{e}+02$ |
| $-2.90 \mathrm{e}+00$ | $2.170 \mathrm{e}+02$ | $1.545 \mathrm{e}+02$ | $2.170 \mathrm{e}+02$ |
| $-2.70 \mathrm{e}+00$ | $1.912 \mathrm{e}+02$ | $1.365 e+02$ | 1.912e+02 |
| $-2.50 \mathrm{e}+00$ | $1.655 \mathrm{e}+02$ | $1.185 e+02$ | $1.655 \mathrm{e}+02$ |
| $-2.30 \mathrm{e}+00$ | $1.397 e+02$ | $1.005 \mathrm{e}+02$ | $1.397 e+02$ |
| -2.10e+00 | $1.139 \mathrm{e}+02$ | $8.253 e+01$ | $1.139 \mathrm{e}+02$ |
| $-1.90 \mathrm{e}+00$ | $8.814 \mathrm{e}+01$ | $6.454 \mathrm{e}+01$ | $8.814 \mathrm{e}+01$ |
| $-1.70 \mathrm{e}+00$ | $6.237 e+01$ | $5.068 \mathrm{e}+01$ | $6.237 e+01$ |
| $-1.50 \mathrm{e}+00$ | $4.389 \mathrm{e}+01$ | $3.859 \mathrm{e}+01$ | $4.389 \mathrm{e}+01$ |
| $-1.30 \mathrm{e}+00$ | $2.662 e+01$ | $2.651 \mathrm{e}+01$ | $2.662 \mathrm{e}+01$ |
| $-1.10 \mathrm{e}+00$ | $9.360 \mathrm{e}+00$ | $1.444 \mathrm{e}+01$ | $9.362 \mathrm{e}+00$ |
| -9.00e-01 | $4.275 \mathrm{e}-02$ | $2.518 \mathrm{e}+00$ | $4.663 \mathrm{e}-02$ |
| -7.00e-01 | 8.208e-03 | $2.012 \mathrm{e}-02$ | $1.070 \mathrm{e}-02$ |
| -5.00e-01 | 5.635e-03 | $3.518 \mathrm{e}-03$ | $7.068 \mathrm{e}-03$ |
| -3.00e-01 | $3.370 \mathrm{e}-03$ | $2.053 \mathrm{e}-03$ | 4.233e-03 |
| -1.00e-01 | $1.118 \mathrm{e}-03$ | 6.789e-04 | $1.410 \mathrm{e}-03$ |
| $1.000 \mathrm{e}-01$ | -1.09e-03 | -6.56e-04 | -1.38e-03 |
| $3.000 \mathrm{e}-01$ | -3.12e-03 | -1.86e-03 | -3.99e-03 |
| $5.000 \mathrm{e}-01$ | -4.96e-03 | -2.93e-03 | -6.39e-03 |
| $7.000 \mathrm{e}-01$ | -6.60e-03 | -3.87e-03 | -8.59e-03 |
| $9.000 \mathrm{e}-01$ | -8.04e-03 | -4.66e-03 | -1.06e-02 |
| $1.100 \mathrm{e}+00$ | -9.26e-03 | -5.30e-03 | -1.23e-02 |
| $1.300 \mathrm{e}+00$ | -1.03e-02 | -6.55e-02 | -1.38e-02 |
| $1.500 \mathrm{e}+00$ | -1.25e-01 | -6.93e-02 | -1.70e-01 |
| $1.700 \mathrm{e}+00$ | -1.31e-01 | -7.19e-02 | -1.82e-01 |
| $1.900 \mathrm{e}+00$ | -1.36e-01 | -7.38e-02 | -1.91e-01 |
| $2.100 \mathrm{e}+00$ | -1.40e-01 | -7.53e-02 | -1.97e-01 |
| $2.300 \mathrm{e}+00$ | -1.42e-01 | -7.65e-02 | -2.03e-01 |
| $2.500 \mathrm{e}+00$ | -1.44e-01 | -7.76e-02 | -2.07e-01 |
| $2.700 \mathrm{e}+00$ | -1.46e-01 | -7.85e-02 | -2.10e-01 |
| $2.900 \mathrm{e}+00$ | -1.48e-01 | -7.93e-02 | -2.13e-01 |
| $3.100 \mathrm{e}+00$ | -1.49e-01 | -8.00e-02 | -2.15e-01 |
| $3.300 \mathrm{e}+00$ | -1.50e-01 | -8.06e-02 | -2.17e-01 |
| $3.500 \mathrm{e}+00$ | -1.52e-01 | -8.13e-02 | -2.19e-01 |
| $3.700 \mathrm{e}+00$ | -1.53e-01 | -8.84e-02 | -2.21e-01 |
| $3.900 \mathrm{e}+00$ | -1.54e-01 | -1.26e+00 | -2.22e-01 |


| $4.100 \mathrm{e}+00$ | -1.57e-01 | $-2.16 e+01$ | -2.24e-01 |
| :---: | :---: | :---: | :---: |
| $4.300 \mathrm{e}+00$ | -5.25e-01 | -4.53e+01 | -2.27e-01 |
| $4.500 \mathrm{e}+00$ | -2.74e+01 | -6.89e+01 | -2.38e-01 |
| $4.700 \mathrm{e}+00$ | -6.14e+01 | -9.26e+01 | $-7.90 \mathrm{e}+00$ |
| $4.900 \mathrm{e}+00$ | $-9.55 e+01$ | -1.17e+02 | -4.20e+01 |
| $5.100 \mathrm{e}+00$ | $-1.38 \mathrm{e}+02$ | $-1.52 e+02$ | $-7.60 \mathrm{e}+01$ |
| $5.300 \mathrm{e}+00$ | $-1.89 \mathrm{e}+02$ | -1.88e+02 | -1.11e+02 |
| $5.500 \mathrm{e}+00$ | $-2.40 \mathrm{e}+02$ | $-2.23 e+02$ | -1.61e+02 |
| $5.700 \mathrm{e}+00$ | -2.91e+02 | -2.59e+02 | $-2.12 e+02$ |
| $5.900 \mathrm{e}+00$ | $-3.42 \mathrm{e}+02$ | -2.94e+02 | -2.63e+02 |
| $6.100 \mathrm{e}+00$ | $-3.93 e+02$ | $-3.30 e+02$ | -3.14e+02 |
| $6.300 \mathrm{e}+00$ | $-4.44 \mathrm{e}+02$ | $-3.65 e+02$ | $-3.65 e+02$ |
| $6.500 \mathrm{e}+00$ | -4.95e+02 | -4.01e+02 | -4.16e+02 |
| $6.600 \mathrm{e}+00$ | -5.21e+02 | -4.19e+02 | -4.42e+02 |
| \| |  |  |  |
| [GND_clamp |  |  |  |
| \|voltage | I (typ) | I (mi | I (max) |
| \| |  |  |  |
| $-3.30 \mathrm{e}+00$ | $-5.20 \mathrm{e}+02$ | $-3.65 e+02$ | $-5.18 e+02$ |
| $-3.10 \mathrm{e}+00$ | $-4.69 \mathrm{e}+02$ | $-3.30 \mathrm{e}+02$ | $-4.67 e+02$ |
| $-2.90 \mathrm{e}+00$ | $-4.18 \mathrm{e}+02$ | $-2.94 e+02$ | $-4.16 e+02$ |
| $-2.70 \mathrm{e}+00$ | $-3.67 e+02$ | $-2.59 \mathrm{e}+02$ | $-3.65 e+02$ |
| $-2.50 \mathrm{e}+00$ | $-3.16 e+02$ | -2.23e+02 | -3.14e+02 |
| $-2.30 \mathrm{e}+00$ | $-2.65 e+02$ | -1.88e+02 | $-2.63 e+02$ |
| $-2.10 \mathrm{e}+00$ | $-2.14 \mathrm{e}+02$ | $-1.52 e+02$ | $-2.12 e+02$ |
| $-1.90 \mathrm{e}+00$ | $-1.63 \mathrm{e}+02$ | $-1.17 e+02$ | $-1.60 \mathrm{e}+02$ |
| $-1.70 \mathrm{e}+00$ | $-1.13 e+02$ | -9.25e+01 | $-1.10 e+02$ |
| $-1.50 \mathrm{e}+00$ | $-7.83 e+01$ | -6.88e+01 | -7.58e+01 |
| $-1.30 \mathrm{e}+00$ | $-4.43 e+01$ | -4.52e+01 | -4.17e+01 |
| $-1.10 \mathrm{e}+00$ | -1.02e+01 | $-2.15 e+01$ | -7.67e+00 |
| -9.00e-01 | -1.22e-02 | $-1.18 \mathrm{e}+00$ | -1.17e-02 |
| -7.00e-01 | -5.18e-04 | -6.62e-03 | -1.56e-03 |
| -5.00e-01 | -2.43e-06 | -6.64e-05 | -1.80e-05 |
| -3.00e-01 | -2.33e-09 | -6.35e-07 | -1.54e-08 |
| -1.00e-01 | -2.10e-11 | -6.31e-09 | -2.99e-11 |
| $0.000 \mathrm{e}+00$ | -1.70e-11 | -1.95e-09 | -1.91e-11 |
| । |  |  |  |
| [POWER_clamp] |  |  |  |
| \|voltage | I (typ) | $I(m i n)$ | I (max) |
| \| |  |  |  |
| $-3.30 \mathrm{e}+00$ | $2.686 \mathrm{e}+02$ | $1.905 e+02$ | $2.686 \mathrm{e}+02$ |
| $-3.10 \mathrm{e}+00$ | $2.428 \mathrm{e}+02$ | $1.725 e+02$ | $2.428 \mathrm{e}+02$ |
| -2.90 e+00 | $2.170 \mathrm{e}+02$ | $1.545 e+02$ | $2.170 \mathrm{e}+02$ |
| $-2.70 \mathrm{e}+00$ | $1.912 \mathrm{e}+02$ | $1.365 e+02$ | 1.912e+02 |
| $-2.50 \mathrm{e}+00$ | $1.655 \mathrm{e}+02$ | $1.185 e+02$ | $1.655 e+02$ |
| $-2.30 \mathrm{e}+00$ | $1.397 \mathrm{e}+02$ | $1.005 e+02$ | $1.397 e+02$ |
| $-2.10 e+00$ | $1.139 \mathrm{e}+02$ | $8.253 e+01$ | $1.139 \mathrm{e}+02$ |
| $-1.90 \mathrm{e}+00$ | $8.814 \mathrm{e}+01$ | $6.454 \mathrm{e}+01$ | $8.814 \mathrm{e}+01$ |
| $-1.70 \mathrm{e}+00$ | $6.236 \mathrm{e}+01$ | $5.068 \mathrm{e}+01$ | $6.237 e+01$ |
| $-1.50 \mathrm{e}+00$ | $4.389 \mathrm{e}+01$ | $3.859 \mathrm{e}+01$ | $4.389 \mathrm{e}+01$ |
| $-1.30 \mathrm{e}+00$ | $2.662 \mathrm{e}+01$ | $2.651 \mathrm{e}+01$ | $2.662 \mathrm{e}+01$ |
| $-1.10 \mathrm{e}+00$ | $9.358 \mathrm{e}+00$ | $1.444 \mathrm{e}+01$ | $9.359 \mathrm{e}+00$ |
| -9.00e-01 | $3.399 \mathrm{e}-02$ | $2.517 e+00$ | $3.554 \mathrm{e}-02$ |
| -7.00e-01 | 3.426e-04 | $1.577 \mathrm{e}-02$ | 9.211e-04 |
| -5.00e-01 | $2.840 \mathrm{e}-06$ | $7.857 e-05$ | $1.655 \mathrm{e}-05$ |



| $2.700 \mathrm{e}+00$ | $1.445 \mathrm{e}-01$ | $7.128 \mathrm{e}-02$ | $1.970 \mathrm{e}-01$ |
| :---: | :---: | :---: | :---: |
| $2.900 \mathrm{e}+00$ | $1.450 \mathrm{e}-01$ | $7.154 \mathrm{e}-02$ | $1.979 \mathrm{e}-01$ |
| $3.100 \mathrm{e}+00$ | $1.454 \mathrm{e}-01$ | $7.176 \mathrm{e}-02$ | $1.986 \mathrm{e}-01$ |
| $3.300 \mathrm{e}+00$ | $1.458 \mathrm{e}-01$ | 7.196e-02 | $1.993 \mathrm{e}-01$ |
| $3.500 \mathrm{e}+00$ | $1.461 \mathrm{e}-01$ | 7.223e-02 | $1.999 \mathrm{e}-01$ |
| $3.700 \mathrm{e}+00$ | $1.464 \mathrm{e}-01$ | 8.810e-02 | $2.004 \mathrm{e}-01$ |
| $3.900 \mathrm{e}+00$ | $1.469 \mathrm{e}-01$ | $2.589 \mathrm{e}+00$ | $2.009 \mathrm{e}-01$ |
| $4.100 \mathrm{e}+00$ | $1.490 \mathrm{e}-01$ | $1.451 e+01$ | $2.015 \mathrm{e}-01$ |
| $4.300 \mathrm{e}+00$ | $1.501 \mathrm{e}+00$ | $2.658 \mathrm{e}+01$ | $2.030 \mathrm{e}-01$ |
| $4.500 \mathrm{e}+00$ | $1.813 \mathrm{e}+01$ | $3.866 e+01$ | $2.385 \mathrm{e}-01$ |
| $4.700 \mathrm{e}+00$ | $3.540 \mathrm{e}+01$ | $5.076 \mathrm{e}+01$ | $9.563 \mathrm{e}+00$ |
| $4.900 \mathrm{e}+00$ | $5.269 \mathrm{e}+01$ | $6.461 e+01$ | $2.682 e+01$ |
| $5.100 \mathrm{e}+00$ | $7.541 e+01$ | $8.261 e+01$ | $4.409 \mathrm{e}+01$ |
| $5.300 \mathrm{e}+00$ | $1.012 \mathrm{e}+02$ | $1.006 \mathrm{e}+02$ | $6.258 e+01$ |
| $5.500 \mathrm{e}+00$ | $1.270 \mathrm{e}+02$ | $1.186 e+02$ | $8.836 e+01$ |
| $5.700 \mathrm{e}+00$ | $1.527 e+02$ | $1.366 \mathrm{e}+02$ | $1.141 \mathrm{e}+02$ |
| $5.900 \mathrm{e}+00$ | $1.785 \mathrm{e}+02$ | $1.546 \mathrm{e}+02$ | $1.399 \mathrm{e}+02$ |
| $6.100 \mathrm{e}+00$ | $2.043 e+02$ | $1.726 e+02$ | $1.657 e+02$ |
| $6.300 \mathrm{e}+00$ | $2.301 e+02$ | $1.906 \mathrm{e}+02$ | $1.915 e+02$ |
| $6.500 \mathrm{e}+00$ | $2.559 \mathrm{e}+02$ | $2.086 \mathrm{e}+02$ | $2.173 e+02$ |
| $6.600 \mathrm{e}+00$ | $2.688 \mathrm{e}+02$ | $2.176 e+02$ | $2.302 e+02$ |
| \| |  |  |  |
| [Pullup] |  |  |  |
| \|voltage | I (typ) | I (min) | I (max) |
| \| |  |  |  |
| $-3.30 \mathrm{e}+00$ | $2.686 \mathrm{e}+02$ | $1.905 \mathrm{e}+02$ | $2.686 e+02$ |
| $-3.10 \mathrm{e}+00$ | $2.428 \mathrm{e}+02$ | $1.725 \mathrm{e}+02$ | $2.428 \mathrm{e}+02$ |
| -2.90 e+00 | $2.170 \mathrm{e}+02$ | $1.545 e+02$ | $2.170 \mathrm{e}+02$ |
| $-2.70 \mathrm{e}+00$ | $1.912 \mathrm{e}+02$ | $1.365 \mathrm{e}+02$ | 1.912e+02 |
| $-2.50 \mathrm{e}+00$ | $1.655 \mathrm{e}+02$ | $1.185 \mathrm{e}+02$ | $1.655 \mathrm{e}+02$ |
| $-2.30 \mathrm{e}+00$ | $1.397 e+02$ | $1.005 \mathrm{e}+02$ | $1.397 e+02$ |
| $-2.10 e+00$ | $1.139 \mathrm{e}+02$ | $8.253 e+01$ | $1.139 \mathrm{e}+02$ |
| $-1.90 \mathrm{e}+00$ | $8.814 \mathrm{e}+01$ | $6.454 \mathrm{e}+01$ | $8.814 \mathrm{e}+01$ |
| $-1.70 \mathrm{e}+00$ | $6.237 e+01$ | $5.068 \mathrm{e}+01$ | $6.237 e+01$ |
| $-1.50 \mathrm{e}+00$ | $4.389 \mathrm{e}+01$ | $3.859 \mathrm{e}+01$ | $4.389 \mathrm{e}+01$ |
| $-1.30 \mathrm{e}+00$ | $2.662 e+01$ | $2.651 e+01$ | $2.662 e+01$ |
| $-1.10 e+00$ | $9.360 \mathrm{e}+00$ | $1.444 \mathrm{e}+01$ | $9.362 e+00$ |
| -9.00e-01 | $4.275 \mathrm{e}-02$ | $2.518 \mathrm{e}+00$ | $4.663 e-02$ |
| -7.00e-01 | 8.208e-03 | $2.012 \mathrm{e}-02$ | $1.070 \mathrm{e}-02$ |
| $-5.00 \mathrm{e}-01$ | 5.635e-03 | $3.518 \mathrm{e}-03$ | $7.068 \mathrm{e}-03$ |
| -3.00e-01 | $3.370 \mathrm{e}-03$ | $2.053 \mathrm{e}-03$ | 4.233e-03 |
| -1.00e-01 | $1.118 \mathrm{e}-03$ | 6.789e-04 | 1.410e-03 |
| $1.000 \mathrm{e}-01$ | -1.09e-03 | -6.56e-04 | -1.38e-03 |
| $3.000 \mathrm{e}-01$ | -3.12e-03 | -1.86e-03 | -3.99e-03 |
| $5.000 \mathrm{e}-01$ | -4.96e-03 | -2.93e-03 | -6.39e-03 |
| $7.000 \mathrm{e}-01$ | -6.60e-03 | -3.87e-03 | -8.59e-03 |
| 9.000e-01 | -8.04e-03 | -4.66e-03 | -1.06e-02 |
| $1.100 \mathrm{e}+00$ | -9.26e-03 | -5.30e-03 | -1.23e-02 |
| $1.300 \mathrm{e}+00$ | -1.03e-02 | -6.55e-02 | -1.38e-02 |
| $1.500 \mathrm{e}+00$ | -1.25e-01 | -6.93e-02 | -1.70e-01 |
| $1.700 \mathrm{e}+00$ | -1.31e-01 | -7.19e-02 | -1.82e-01 |
| $1.900 \mathrm{e}+00$ | -1.36e-01 | -7.38e-02 | -1.91e-01 |
| $2.100 \mathrm{e}+00$ | -1.40e-01 | -7.53e-02 | -1.97e-01 |
| $2.300 \mathrm{e}+00$ | -1.42e-01 | -7.65e-02 | -2.03e-01 |
| $2.500 \mathrm{e}+00$ | -1.44e-01 | -7.76e-02 | -2.07e-01 |




| $1.300 \mathrm{e}+00$ | $1.688 \mathrm{e}-02$ | $8.240 \mathrm{e}-03$ | $2.162 \mathrm{e}-02$ |
| :---: | :---: | :---: | :---: |
| $1.500 \mathrm{e}+00$ | 9.632e-02 | $4.783 \mathrm{e}-02$ | $2.331 e-02$ |
| $1.700 \mathrm{e}+00$ | $1.012 \mathrm{e}-01$ | $4.994 \mathrm{e}-02$ | $1.302 \mathrm{e}-01$ |
| $1.900 \mathrm{e}+00$ | 1.039e-01 | $5.118 \mathrm{e}-02$ | 1.369e-01 |
| $2.100 \mathrm{e}+00$ | $1.053 \mathrm{e}-01$ | $5.184 \mathrm{e}-02$ | $1.412 \mathrm{e}-01$ |
| $2.300 \mathrm{e}+00$ | $1.060 \mathrm{e}-01$ | 5.223e-02 | $1.436 \mathrm{e}-01$ |
| $2.500 \mathrm{e}+00$ | $1.065 \mathrm{e}-01$ | 5.251e-02 | 1.449e-01 |
| $2.700 \mathrm{e}+00$ | 1.069e-01 | 5.274e-02 | $1.458 \mathrm{e}-01$ |
| $2.900 \mathrm{e}+00$ | $1.073 \mathrm{e}-01$ | 5.293e-02 | $1.464 \mathrm{e}-01$ |
| $3.100 \mathrm{e}+00$ | $1.076 \mathrm{e}-01$ | 5.309e-02 | $1.470 \mathrm{e}-01$ |
| $3.300 \mathrm{e}+00$ | $1.078 \mathrm{e}-01$ | $5.324 \mathrm{e}-02$ | $1.475 \mathrm{e}-01$ |
| $3.500 \mathrm{e}+00$ | $1.081 \mathrm{e}-01$ | $5.344 \mathrm{e}-02$ | $1.479 \mathrm{e}-01$ |
| $3.700 \mathrm{e}+00$ | $1.083 \mathrm{e}-01$ | 6.705e-02 | 1.483e-01 |
| $3.900 \mathrm{e}+00$ | $1.086 \mathrm{e}-01$ | $2.529 \mathrm{e}+00$ | 1.487e-01 |
| $4.100 \mathrm{e}+00$ | $1.103 \mathrm{e}-01$ | $1.438 \mathrm{e}+01$ | $1.491 \mathrm{e}-01$ |
| $4.300 \mathrm{e}+00$ | $1.437 e+00$ | $2.638 \mathrm{e}+01$ | $1.503 \mathrm{e}-01$ |
| $4.500 \mathrm{e}+00$ | $1.800 \mathrm{e}+01$ | $3.839 \mathrm{e}+01$ | $1.810 \mathrm{e}-01$ |
| $4.700 \mathrm{e}+00$ | $3.519 \mathrm{e}+01$ | $5.041 \mathrm{e}+01$ | $9.452 e+00$ |
| $4.900 \mathrm{e}+00$ | $5.241 e+01$ | $6.419 \mathrm{e}+01$ | $2.664 e+01$ |
| $5.100 \mathrm{e}+00$ | $7.505 \mathrm{e}+01$ | $8.210 e+01$ | $4.384 \mathrm{e}+01$ |
| $5.300 \mathrm{e}+00$ | $1.007 \mathrm{e}+02$ | $1.000 \mathrm{e}+02$ | $6.224 \mathrm{e}+01$ |
| $5.500 \mathrm{e}+00$ | $1.264 \mathrm{e}+02$ | $1.179 \mathrm{e}+02$ | $8.794 \mathrm{e}+01$ |
| $5.700 \mathrm{e}+00$ | $1.522 \mathrm{e}+02$ | $1.359 \mathrm{e}+02$ | $1.136 e+02$ |
| $5.900 \mathrm{e}+00$ | $1.779 \mathrm{e}+02$ | $1.538 \mathrm{e}+02$ | $1.394 \mathrm{e}+02$ |
| $6.100 \mathrm{e}+00$ | $2.036 \mathrm{e}+02$ | $1.717 e+02$ | $1.651 e+02$ |
| $6.300 \mathrm{e}+00$ | $2.293 e+02$ | $1.896 e+02$ | $1.908 \mathrm{e}+02$ |
| $6.500 \mathrm{e}+00$ | $2.550 \mathrm{e}+02$ | $2.075 \mathrm{e}+02$ | $2.165 e+02$ |
| $6.600 \mathrm{e}+00$ | $2.678 \mathrm{e}+02$ | $2.165 e+02$ | $2.293 e+02$ |
| \| |  |  |  |
| [Pullup] |  |  |  |
| \|voltage | I (typ) | I (min) | I (max) |
| । |  |  |  |
| $-3.30 \mathrm{e}+00$ | $2.677 e+02$ | $1.896 \mathrm{e}+02$ | $2.677 e+02$ |
| $-3.10 \mathrm{e}+00$ | $2.420 \mathrm{e}+02$ | $1.716 \mathrm{e}+02$ | $2.420 \mathrm{e}+02$ |
| $-2.90 \mathrm{e}+00$ | $2.163 e+02$ | $1.537 e+02$ | $2.163 e+02$ |
| $-2.70 \mathrm{e}+00$ | $1.906 \mathrm{e}+02$ | $1.358 e+02$ | $1.906 \mathrm{e}+02$ |
| $-2.50 \mathrm{e}+00$ | $1.649 \mathrm{e}+02$ | $1.179 \mathrm{e}+02$ | $1.649 \mathrm{e}+02$ |
| $-2.30 \mathrm{e}+00$ | $1.392 e+02$ | $9.996 e+01$ | $1.392 e+02$ |
| $-2.10 \mathrm{e}+00$ | $1.135 e+02$ | $8.205 \mathrm{e}+01$ | $1.135 e+02$ |
| $-1.90 \mathrm{e}+00$ | $8.778 \mathrm{e}+01$ | $6.413 e+01$ | $8.778 \mathrm{e}+01$ |
| $-1.70 \mathrm{e}+00$ | $6.208 \mathrm{e}+01$ | $5.035 \mathrm{e}+01$ | $6.208 \mathrm{e}+01$ |
| $-1.50 \mathrm{e}+00$ | $4.368 \mathrm{e}+01$ | $3.834 \mathrm{e}+01$ | $4.368 \mathrm{e}+01$ |
| $-1.30 \mathrm{e}+00$ | $2.649 \mathrm{e}+01$ | $2.633 e+01$ | $2.649 \mathrm{e}+01$ |
| -1.10e+00 | $9.302 \mathrm{e}+00$ | $1.433 \mathrm{e}+01$ | $9.303 \mathrm{e}+00$ |
| -9.00e-01 | $3.838 \mathrm{e}-02$ | $2.477 e+00$ | $4.183 \mathrm{e}-02$ |
| -7.00e-01 | $8.115 \mathrm{e}-03$ | $1.789 \mathrm{e}-02$ | $1.045 \mathrm{e}-02$ |
| $-5.00 \mathrm{e}-01$ | $5.634 \mathrm{e}-03$ | 3.503e-03 | $7.064 \mathrm{e}-03$ |
| -3.00e-01 | $3.370 \mathrm{e}-03$ | $2.053 \mathrm{e}-03$ | 4.233e-03 |
| -1.00e-01 | $1.118 \mathrm{e}-03$ | $6.789 \mathrm{e}-04$ | $1.410 \mathrm{e}-03$ |
| $1.000 \mathrm{e}-01$ | -1.09e-03 | -6.56e-04 | -1.38e-03 |
| $3.000 \mathrm{e}-01$ | -3.12e-03 | -1.86e-03 | -3.99e-03 |
| $5.000 \mathrm{e}-01$ | -4.96e-03 | -2.93e-03 | -6.39e-03 |
| $7.000 \mathrm{e}-01$ | -6.60e-03 | -3.87e-03 | -8.59e-03 |
| $9.000 \mathrm{e}-01$ | -8.04e-03 | -4.66e-03 | -1.06e-02 |
| $1.100 \mathrm{e}+00$ | -9.26e-03 | -5.30e-03 | -1.23e-02 |


| $1.300 \mathrm{e}+00$ | -1.03e-02 | -4.75e-02 | -1.41e-02 |
| :---: | :---: | :---: | :---: |
| $1.500 \mathrm{e}+00$ | -9.03e-02 | -5.02e-02 | -1.23e-01 |
| $1.700 \mathrm{e}+00$ | -9.49e-02 | -5.21e-02 | -1.31e-01 |
| $1.900 \mathrm{e}+00$ | -9.84e-02 | -5.34e-02 | -1.38e-01 |
| $2.100 \mathrm{e}+00$ | -1.01e-01 | -5.45e-02 | -1.43e-01 |
| $2.300 \mathrm{e}+00$ | -1.03e-01 | -5.54e-02 | -1.47e-01 |
| $2.500 \mathrm{e}+00$ | -1.05e-01 | -5.62e-02 | -1.50e-01 |
| $2.700 \mathrm{e}+00$ | -1.06e-01 | -5.68e-02 | -1.52e-01 |
| $2.900 \mathrm{e}+00$ | -1.07e-01 | -5.74e-02 | -1.54e-01 |
| $3.100 \mathrm{e}+00$ | -1.08e-01 | -5.79e-02 | -1.56e-01 |
| $3.300 \mathrm{e}+00$ | -1.09e-01 | -5.84e-02 | -1.57e-01 |
| $3.500 \mathrm{e}+00$ | -1.10e-01 | -5.89e-02 | -1.59e-01 |
| $3.700 \mathrm{e}+00$ | -1.11e-01 | -6.49e-02 | -1.60e-01 |
| $3.900 \mathrm{e}+00$ | -1.11e-01 | $-1.23 e+00$ | -1.61e-01 |
| $4.100 \mathrm{e}+00$ | -1.14e-01 | -2.16e+01 | -1.62e-01 |
| $4.300 \mathrm{e}+00$ | -4.76e-01 | $-4.52 e+01$ | -1.64e-01 |
| $4.500 \mathrm{e}+00$ | $-2.73 e+01$ | -6.89e+01 | -1.73e-01 |
| $4.700 \mathrm{e}+00$ | $-6.14 e+01$ | $-9.25 e+01$ | $-7.82 e+00$ |
| $4.900 \mathrm{e}+00$ | -9.54e+01 | -1.17e+02 | $-4.19 e+01$ |
| $5.100 \mathrm{e}+00$ | $-1.38 \mathrm{e}+02$ | $-1.52 e+02$ | $-7.59 \mathrm{e}+01$ |
| $5.300 \mathrm{e}+00$ | $-1.89 \mathrm{e}+02$ | -1.88e+02 | $-1.11 e+02$ |
| $5.500 \mathrm{e}+00$ | $-2.40 \mathrm{e}+02$ | $-2.23 e+02$ | -1.61e+02 |
| $5.700 \mathrm{e}+00$ | -2.91e+02 | -2.59e+02 | $-2.12 e+02$ |
| $5.900 \mathrm{e}+00$ | $-3.42 \mathrm{e}+02$ | $-2.94 e+02$ | $-2.63 e+02$ |
| $6.100 \mathrm{e}+00$ | $-3.93 e+02$ | $-3.30 \mathrm{e}+02$ | $-3.14 e+02$ |
| $6.300 \mathrm{e}+00$ | $-4.44 e+02$ | $-3.65 e+02$ | $-3.65 e+02$ |
| $6.500 \mathrm{e}+00$ | $-4.95 e+02$ | $-4.01 e+02$ | $-4.16 e+02$ |
| $6.600 \mathrm{e}+00$ | $-5.20 \mathrm{e}+02$ | $-4.18 \mathrm{e}+02$ | $-4.41 e+02$ |
| \| |  |  |  |
| [GND_clamp |  |  |  |
| \|voltage | I (typ) | I (mi |  |
| \| |  |  |  |
| $-3.30 e+00$ | $-5.20 \mathrm{e}+02$ | $-3.65 e+02$ | $-5.18 \mathrm{e}+02$ |
| $-3.10 e+00$ | $-4.69 \mathrm{e}+02$ | $-3.30 \mathrm{e}+02$ | $-4.67 e+02$ |
| $-2.90 \mathrm{e}+00$ | $-4.18 \mathrm{e}+02$ | -2.94e+02 | $-4.16 e+02$ |
| $-2.70 \mathrm{e}+00$ | $-3.67 e+02$ | -2.59e+02 | $-3.65 e+02$ |
| $-2.50 \mathrm{e}+00$ | $-3.16 e+02$ | $-2.23 e+02$ | $-3.14 e+02$ |
| $-2.30 \mathrm{e}+00$ | $-2.65 e+02$ | -1.88e+02 | $-2.63 e+02$ |
| $-2.10 \mathrm{e}+00$ | $-2.14 \mathrm{e}+02$ | $-1.52 e+02$ | -2.11e+02 |
| $-1.90 \mathrm{e}+00$ | $-1.63 \mathrm{e}+02$ | $-1.17 e+02$ | $-1.60 e+02$ |
| $-1.70 \mathrm{e}+00$ | $-1.13 \mathrm{e}+02$ | $-9.25 e+01$ | $-1.10 \mathrm{e}+02$ |
| $-1.50 \mathrm{e}+00$ | $-7.83 e+01$ | -6.88e+01 | $-7.58 \mathrm{e}+01$ |
| $-1.30 \mathrm{e}+00$ | -4.42e+01 | -4.51e+01 | -4.17e+01 |
| -1.10e+00 | $-1.02 \mathrm{e}+01$ | $-2.15 e+01$ | $-7.66 e+00$ |
| -9.00e-01 | -1.03e-02 | $-1.17 e+00$ | -9.27e-03 |
| -7.00e-01 | -3.74e-04 | -5.73e-03 | -1.14e-03 |
| -5.00e-01 | -1.72e-06 | -5.06e-05 | -1.28e-05 |
| -3.00e-01 | -1.67e-09 | -4.65e-07 | -1.10e-08 |
| -1.00e-01 | -2.03e-11 | -4.80e-09 | -2.71e-11 |
| $0.000 \mathrm{e}+00$ | -1.69e-11 | -1.61e-09 | -1.89e-11 |
| I |  |  |  |
| [POWER_clamp] |  |  |  |
| \|voltage | I (typ) | I (mi |  |
| \| |  |  |  |
| $-3.30 \mathrm{e}+00$ | $2.677 e+02$ | $1.896 e+02$ | $2.677 e+02$ |



| -5.00e-01 | -4.86e-07 | -2.55e-05 | -2.73e-06 |
| :---: | :---: | :---: | :---: |
| -3.00e-01 | -5.19e-10 | -1.91e-07 | -2.57e-09 |
| -1.00e-01 | -1.91e-11 | -2.47e-09 | -2.19e-11 |
| $0.000 \mathrm{e}+00$ | -1.68e-11 | -1.17e-09 | $-1.84 \mathrm{e}-11$ |
| \| |  |  |  |
| [POWER_clamp] |  |  |  |
| \|voltage | I (typ) | I (mi | I (max) |
| - |  |  |  |
| $-3.30 \mathrm{e}+00$ | $2.667 e+02$ | $1.885 \mathrm{e}+02$ | $2.667 e+02$ |
| $-3.10 e+00$ | $2.411 \mathrm{e}+02$ | $1.707 \mathrm{e}+02$ | $2.411 e+02$ |
| $-2.90 \mathrm{e}+00$ | $2.155 \mathrm{e}+02$ | $1.528 \mathrm{e}+02$ | $2.155 e+02$ |
| $-2.70 \mathrm{e}+00$ | $1.898 \mathrm{e}+02$ | $1.350 \mathrm{e}+02$ | $1.898 \mathrm{e}+02$ |
| $-2.50 \mathrm{e}+00$ | $1.642 \mathrm{e}+02$ | $1.172 \mathrm{e}+02$ | $1.642 \mathrm{e}+02$ |
| $-2.30 \mathrm{e}+00$ | $1.386 \mathrm{e}+02$ | $9.935 \mathrm{e}+01$ | $1.386 \mathrm{e}+02$ |
| $-2.10 e+00$ | $1.130 \mathrm{e}+02$ | $8.152 \mathrm{e}+01$ | $1.130 \mathrm{e}+02$ |
| -1.90 e+00 | $8.739 \mathrm{e}+01$ | $6.369 \mathrm{e}+01$ | $8.739 \mathrm{e}+01$ |
| $-1.70 \mathrm{e}+00$ | $6.178 \mathrm{e}+01$ | $4.999 \mathrm{e}+01$ | $6.178 e+01$ |
| $-1.50 \mathrm{e}+00$ | $4.346 \mathrm{e}+01$ | $3.806 \mathrm{e}+01$ | $4.346 \mathrm{e}+01$ |
| $-1.30 \mathrm{e}+00$ | $2.634 \mathrm{e}+01$ | $2.613 \mathrm{e}+01$ | $2.634 \mathrm{e}+01$ |
| $-1.10 \mathrm{e}+00$ | $9.237 \mathrm{e}+00$ | $1.421 e+01$ | $9.237 e+00$ |
| -9.00e-01 | $2.454 \mathrm{e}-02$ | $2.430 \mathrm{e}+00$ | $2.488 \mathrm{e}-02$ |
| -7.00e-01 | $8.741 \mathrm{e}-05$ | $1.104 \mathrm{e}-02$ | $2.050 \mathrm{e}-04$ |
| -5.00e-01 | $6.316 \mathrm{e}-07$ | $4.079 \mathrm{e}-05$ | 2.961e-06 |
| -3.00e-01 | $8.479 \mathrm{e}-10$ | $2.484 \mathrm{e}-07$ | 3.721e-09 |
| -1.00e-01 | $4.420 \mathrm{e}-11$ | $3.001 \mathrm{e}-09$ | $4.943 \mathrm{e}-11$ |
| $0.000 \mathrm{e}+00$ | 4.215e-11 | $1.346 \mathrm{e}-09$ | $4.543 \mathrm{e}-11$ |
| । |  |  |  |
|  |  |  |  |
| [Model] ipbw_io |  |  |  |
| Model_type |  |  |  |
| Polarity |  |  |  |
| Vinl $=0.8000 \mathrm{v}$ |  |  |  |
| Vinh $=2.000 \mathrm{v}$ |  |  |  |
| C_comp | 5.00 pF | 5.00 pF | 5.00 pF |
| \| |  |  |  |
| । |  |  |  |
| [Voltage Range] |  | . 3 v 3v | 3.6 v |
| [Pulldown] |  |  |  |
| \|voltage | I (typ) | I (mi | I (max) |
| \| |  |  |  |
| $-3.30 \mathrm{e}+00$ | $-5.20 \mathrm{e}+02$ | $-3.65 e+02$ | $-5.17 e+02$ |
| $-3.10 \mathrm{e}+00$ | -4.69e+02 | -3.29e+02 | $-4.66 e+02$ |
| $-2.90 \mathrm{e}+00$ | $-4.18 e+02$ | -2.94e+02 | $-4.15 e+02$ |
| $-2.70 \mathrm{e}+00$ | $-3.67 e+02$ | -2.58e+02 | $-3.64 e+02$ |
| $-2.50 \mathrm{e}+00$ | $-3.16 e+02$ | $-2.23 e+02$ | $-3.13 e+02$ |
| $-2.30 \mathrm{e}+00$ | $-2.65 e+02$ | $-1.88 \mathrm{e}+02$ | $-2.62 e+02$ |
| $-2.10 e+00$ | $-2.14 e+02$ | $-1.52 e+02$ | -2.11e+02 |
| $-1.90 \mathrm{e}+00$ | -1.63e+02 | -1.17e+02 | $-1.60 e+02$ |
| $-1.70 \mathrm{e}+00$ | $-1.13 e+02$ | $-9.24 e+01$ | $-1.10 e+02$ |
| $-1.50 \mathrm{e}+00$ | -7.82e+01 | -6.87e+01 | $-7.57 e+01$ |
| $-1.30 \mathrm{e}+00$ | $-4.42 \mathrm{e}+01$ | -4.51e+01 | -4.17e+01 |
| $-1.10 e+00$ | -1.02e+01 | -2.15e+01 | $-7.66 e+00$ |
| -9.00e-01 | -3.69e-02 | -1.17e+00 | -3.79e-02 |
| -7.00e-01 | -2.52e-02 | -1.67e-02 | -2.81e-02 |
| -5.00e-01 | -1.83e-02 | -9.77e-03 | -2.04e-02 |


| -3.00e-01 | -1.11e-02 | -5.89e-03 | $-1.24 e-02$ |
| :---: | :---: | :---: | :---: |
| -1.00e-01 | -3.77e-03 | -1.98e-03 | -4.20e-03 |
| $1.000 \mathrm{e}-01$ | $3.729 \mathrm{e}-03$ | $1.940 \mathrm{e}-03$ | $4.177 \mathrm{e}-03$ |
| $3.000 \mathrm{e}-01$ | $1.076 \mathrm{e}-02$ | $5.578 \mathrm{e}-03$ | $1.216 \mathrm{e}-02$ |
| $5.000 \mathrm{e}-01$ | $1.723 \mathrm{e}-02$ | $8.907 \mathrm{e}-03$ | $1.965 \mathrm{e}-02$ |
| $7.000 \mathrm{e}-01$ | $2.311 \mathrm{e}-02$ | 1.191e-02 | $2.663 \mathrm{e}-02$ |
| $9.000 \mathrm{e}-01$ | $2.836 \mathrm{e}-02$ | $1.455 \mathrm{e}-02$ | $3.305 e-02$ |
| $1.100 \mathrm{e}+00$ | 3.292e-02 | $1.680 \mathrm{e}-02$ | $3.887 e-02$ |
| $1.300 \mathrm{e}+00$ | $3.675 \mathrm{e}-02$ | 1.862e-02 | $4.404 \mathrm{e}-02$ |
| $1.500 \mathrm{e}+00$ | $3.979 \mathrm{e}-02$ | 1.997e-02 | 4.850e-02 |
| $1.700 \mathrm{e}+00$ | $4.205 \mathrm{e}-02$ | $2.085 \mathrm{e}-02$ | $5.223 e-02$ |
| $1.900 \mathrm{e}+00$ | $4.347 \mathrm{e}-02$ | $2.136 \mathrm{e}-02$ | $5.518 \mathrm{e}-02$ |
| $2.100 \mathrm{e}+00$ | $4.413 \mathrm{e}-02$ | $2.162 \mathrm{e}-02$ | $5.728 \mathrm{e}-02$ |
| $2.300 \mathrm{e}+00$ | $4.445 \mathrm{e}-02$ | $2.176 \mathrm{e}-02$ | $5.843 e-02$ |
| $2.500 \mathrm{e}+00$ | $4.465 \mathrm{e}-02$ | $2.186 \mathrm{e}-02$ | 5.899e-02 |
| $2.700 \mathrm{e}+00$ | $4.479 \mathrm{e}-02$ | $2.194 \mathrm{e}-02$ | 5.931e-02 |
| $2.900 \mathrm{e}+00$ | 4.492e-02 | $2.200 \mathrm{e}-02$ | 5.953e-02 |
| $3.100 \mathrm{e}+00$ | 4.502e-02 | $2.206 \mathrm{e}-02$ | 5.971e-02 |
| $3.300 \mathrm{e}+00$ | 4.511e-02 | $2.211 \mathrm{e}-02$ | $5.986 \mathrm{e}-02$ |
| $3.500 \mathrm{e}+00$ | $4.519 \mathrm{e}-02$ | $2.219 \mathrm{e}-02$ | 5.999e-02 |
| $3.700 \mathrm{e}+00$ | $4.526 \mathrm{e}-02$ | $3.324 \mathrm{e}-02$ | $6.010 \mathrm{e}-02$ |
| $3.900 \mathrm{e}+00$ | $4.536 \mathrm{e}-02$ | $2.452 \mathrm{e}+00$ | $6.021 \mathrm{e}-02$ |
| $4.100 \mathrm{e}+00$ | $4.614 \mathrm{e}-02$ | $1.423 \mathrm{e}+01$ | 6.032e-02 |
| $4.300 \mathrm{e}+00$ | $1.344 \mathrm{e}+00$ | $2.615 e+01$ | 6.065e-02 |
| $4.500 \mathrm{e}+00$ | $1.783 \mathrm{e}+01$ | $3.808 \mathrm{e}+01$ | $8.548 \mathrm{e}-02$ |
| $4.700 \mathrm{e}+00$ | $3.495 \mathrm{e}+01$ | $5.001 \mathrm{e}+01$ | $9.298 \mathrm{e}+00$ |
| $4.900 \mathrm{e}+00$ | $5.208 \mathrm{e}+01$ | $6.371 \mathrm{e}+01$ | $2.640 \mathrm{e}+01$ |
| $5.100 \mathrm{e}+00$ | $7.463 \mathrm{e}+01$ | $8.154 \mathrm{e}+01$ | $4.352 e+01$ |
| $5.300 \mathrm{e}+00$ | $1.002 \mathrm{e}+02$ | $9.937 e+01$ | $6.184 e+01$ |
| $5.500 \mathrm{e}+00$ | $1.259 \mathrm{e}+02$ | $1.172 \mathrm{e}+02$ | $8.745 e+01$ |
| $5.700 \mathrm{e}+00$ | $1.515 \mathrm{e}+02$ | $1.350 \mathrm{e}+02$ | $1.131 e+02$ |
| $5.900 \mathrm{e}+00$ | $1.771 \mathrm{e}+02$ | $1.529 \mathrm{e}+02$ | $1.387 e+02$ |
| $6.100 \mathrm{e}+00$ | $2.027 e+02$ | $1.707 \mathrm{e}+02$ | $1.643 e+02$ |
| $6.300 \mathrm{e}+00$ | $2.283 \mathrm{e}+02$ | $1.885 e+02$ | $1.899 \mathrm{e}+02$ |
| $6.500 \mathrm{e}+00$ | $2.539 \mathrm{e}+02$ | $2.064 \mathrm{e}+02$ | $2.155 e+02$ |
| $6.600 \mathrm{e}+00$ | $2.667 e+02$ | $2.153 \mathrm{e}+02$ | $2.283 e+02$ |
|  |  |  |  |
| [Pullup] |  |  |  |
| \|voltage | I (typ) | I (m. |  |
| \| |  |  |  |
| $-3.30 \mathrm{e}+00$ | $2.667 e+02$ | $1.885 \mathrm{e}+02$ | $2.667 e+02$ |
| $-3.10 \mathrm{e}+00$ | $2.411 \mathrm{e}+02$ | $1.707 \mathrm{e}+02$ | $2.411 e+02$ |
| $-2.90 \mathrm{e}+00$ | $2.155 \mathrm{e}+02$ | $1.528 \mathrm{e}+02$ | $2.155 e+02$ |
| $-2.70 \mathrm{e}+00$ | $1.898 \mathrm{e}+02$ | 1.350e+02 | $1.898 \mathrm{e}+02$ |
| $-2.50 \mathrm{e}+00$ | $1.642 \mathrm{e}+02$ | $1.172 \mathrm{e}+02$ | $1.642 \mathrm{e}+02$ |
| $-2.30 \mathrm{e}+00$ | $1.386 \mathrm{e}+02$ | $9.935 e+01$ | $1.386 e+02$ |
| $-2.10 \mathrm{e}+00$ | $1.130 \mathrm{e}+02$ | $8.152 \mathrm{e}+01$ | $1.130 \mathrm{e}+02$ |
| $-1.90 \mathrm{e}+00$ | $8.739 \mathrm{e}+01$ | $6.369 \mathrm{e}+01$ | $8.739 \mathrm{e}+01$ |
| $-1.70 \mathrm{e}+00$ | $6.178 \mathrm{e}+01$ | $4.999 \mathrm{e}+01$ | $6.178 e+01$ |
| $-1.50 \mathrm{e}+00$ | $4.346 \mathrm{e}+01$ | $3.806 \mathrm{e}+01$ | $4.346 \mathrm{e}+01$ |
| $-1.30 \mathrm{e}+00$ | $2.635 \mathrm{e}+01$ | $2.613 \mathrm{e}+01$ | $2.635 e+01$ |
| $-1.10 \mathrm{e}+00$ | $9.243 \mathrm{e}+00$ | $1.421 \mathrm{e}+01$ | $9.245 e+00$ |
| -9.00e-01 | $5.536 \mathrm{e}-02$ | $2.435 \mathrm{e}+00$ | $6.260 \mathrm{e}-02$ |
| -7.00e-01 | $2.847 \mathrm{e}-02$ | $2.689 \mathrm{e}-02$ | 3.437e-02 |
| -5.00e-01 | $2.025 \mathrm{e}-02$ | $1.265 \mathrm{e}-02$ | $2.451 \mathrm{e}-02$ |


| -3.00e-01 | $1.208 \mathrm{e}-02$ | $7.503 \mathrm{e}-03$ | 1.467e-02 |
| :---: | :---: | :---: | :---: |
| -1.00e-01 | $3.994 \mathrm{e}-03$ | $2.474 \mathrm{e}-03$ | $4.868 \mathrm{e}-03$ |
| $1.000 \mathrm{e}-01$ | -3.88e-03 | -2.38e-03 | -4.76e-03 |
| $3.000 \mathrm{e}-01$ | -1.11e-02 | -6.76e-03 | -1.37e-02 |
| $5.000 \mathrm{e}-01$ | -1.76e-02 | -1.06e-02 | -2.20e-02 |
| $7.000 \mathrm{e}-01$ | -2.35e-02 | -1.40e-02 | -2.95e-02 |
| $9.000 \mathrm{e}-01$ | -2.86e-02 | -1.69e-02 | -3.63e-02 |
| $1.100 \mathrm{e}+00$ | -3.30e-02 | -1.93e-02 | -4.23e-02 |
| $1.300 \mathrm{e}+00$ | -3.65e-02 | -2.10e-02 | -4.75e-02 |
| $1.500 \mathrm{e}+00$ | -3.92e-02 | -2.22e-02 | -5.17e-02 |
| $1.700 \mathrm{e}+00$ | -4.12e-02 | -2.29e-02 | -5.51e-02 |
| $1.900 \mathrm{e}+00$ | -4.26e-02 | -2.35e-02 | -5.77e-02 |
| $2.100 \mathrm{e}+00$ | -4.36e-02 | -2.38e-02 | -5.97e-02 |
| $2.300 \mathrm{e}+00$ | -4.43e-02 | -2.42e-02 | -6.11e-02 |
| $2.500 \mathrm{e}+00$ | -4.49e-02 | -2.44e-02 | -6.22e-02 |
| $2.700 \mathrm{e}+00$ | -4.54e-02 | -2.47e-02 | -6.31e-02 |
| $2.900 \mathrm{e}+00$ | -4.58e-02 | -2.49e-02 | -6.38e-02 |
| $3.100 \mathrm{e}+00$ | -4.61e-02 | -2.50e-02 | -6.44e-02 |
| $3.300 \mathrm{e}+00$ | -4.65e-02 | -2.52e-02 | -6.49e-02 |
| $3.500 \mathrm{e}+00$ | -4.68e-02 | -2.54e-02 | -6.54e-02 |
| $3.700 \mathrm{e}+00$ | -4.70e-02 | -2.99e-02 | -6.58e-02 |
| $3.900 \mathrm{e}+00$ | -4.73e-02 | $-1.19 \mathrm{e}+00$ | -6.62e-02 |
| $4.100 \mathrm{e}+00$ | -4.81e-02 | $-2.15 e+01$ | -6.66e-02 |
| $4.300 \mathrm{e}+00$ | -4.00e-01 | -4.51e+01 | -6.72e-02 |
| $4.500 \mathrm{e}+00$ | $-2.72 \mathrm{e}+01$ | $-6.87 e+01$ | -7.21e-02 |
| $4.700 \mathrm{e}+00$ | $-6.12 e+01$ | $-9.24 e+01$ | $-7.70 e+00$ |
| $4.900 \mathrm{e}+00$ | $-9.52 e+01$ | $-1.17 e+02$ | $-4.17 e+01$ |
| $5.100 \mathrm{e}+00$ | $-1.37 e+02$ | $-1.52 e+02$ | $-7.57 e+01$ |
| $5.300 \mathrm{e}+00$ | $-1.88 \mathrm{e}+02$ | -1.88e+02 | $-1.10 e+02$ |
| $5.500 \mathrm{e}+00$ | $-2.39 \mathrm{e}+02$ | $-2.23 e+02$ | $-1.60 e+02$ |
| $5.700 \mathrm{e}+00$ | $-2.90 \mathrm{e}+02$ | $-2.58 \mathrm{e}+02$ | -2.11e+02 |
| $5.900 \mathrm{e}+00$ | -3.41e+02 | $-2.94 e+02$ | $-2.62 e+02$ |
| $6.100 \mathrm{e}+00$ | $-3.92 e+02$ | $-3.29 \mathrm{e}+02$ | $-3.13 e+02$ |
| $6.300 \mathrm{e}+00$ | $-4.43 e+02$ | $-3.65 e+02$ | $-3.64 e+02$ |
| $6.500 \mathrm{e}+00$ | $-4.94 e+02$ | $-4.00 \mathrm{e}+02$ | $-4.15 e+02$ |
| $6.600 \mathrm{e}+00$ | $-5.20 \mathrm{e}+02$ | $-4.18 \mathrm{e}+02$ | $-4.41 e+02$ |
| । |  |  |  |
| [GND_clamp] |  |  |  |
| \|voltage | I (typ) | I (mi |  |
| \| |  |  |  |
| $-3.30 e+00$ | $-5.20 \mathrm{e}+02$ | $-3.65 e+02$ | $-5.17 e+02$ |
| $-3.10 \mathrm{e}+00$ | $-4.69 \mathrm{e}+02$ | $-3.29 \mathrm{e}+02$ | $-4.66 e+02$ |
| $-2.90 \mathrm{e}+00$ | -4.18e+02 | -2.94e+02 | $-4.15 e+02$ |
| $-2.70 \mathrm{e}+00$ | $-3.67 e+02$ | $-2.58 \mathrm{e}+02$ | $-3.64 e+02$ |
| $-2.50 \mathrm{e}+00$ | $-3.16 e+02$ | $-2.23 e+02$ | $-3.13 e+02$ |
| $-2.30 \mathrm{e}+00$ | $-2.65 e+02$ | $-1.88 \mathrm{e}+02$ | $-2.62 e+02$ |
| $-2.10 \mathrm{e}+00$ | $-2.14 e+02$ | $-1.52 e+02$ | $-2.11 e+02$ |
| $-1.90 \mathrm{e}+00$ | $-1.63 \mathrm{e}+02$ | $-1.17 e+02$ | $-1.60 \mathrm{e}+02$ |
| $-1.70 \mathrm{e}+00$ | $-1.13 e+02$ | $-9.24 e+01$ | $-1.10 e+02$ |
| $-1.50 \mathrm{e}+00$ | -7.82e+01 | -6.87e+01 | $-7.57 e+01$ |
| $-1.30 \mathrm{e}+00$ | $-4.42 \mathrm{e}+01$ | -4.51e+01 | $-4.16 e+01$ |
| $-1.10 \mathrm{e}+00$ | $-1.02 \mathrm{e}+01$ | $-2.15 e+01$ | $-7.64 e+00$ |
| -9.00e-01 | -7.17e-03 | -1.16e+00 | -4.87e-03 |
| -7.00e-01 | -1.14e-04 | -4.39e-03 | -3.03e-04 |
| -5.00e-01 | -4.86e-07 | -2.55e-05 | $-2.73 \mathrm{e}-06$ |



| $-2.10 e+00$ | $-2.15 e+02$ | $-1.53 e+02$ | $-2.12 e+02$ |
| :---: | :---: | :---: | :---: |
| $-1.90 \mathrm{e}+00$ | $-1.64 \mathrm{e}+02$ | $-1.18 \mathrm{e}+02$ | $-1.61 e+02$ |
| $-1.70 \mathrm{e}+00$ | $-1.14 \mathrm{e}+02$ | $-9.34 \mathrm{e}+01$ | $-1.11 e+02$ |
| $-1.50 \mathrm{e}+00$ | -7.93e+01 | -6.98e+01 | $-7.68 e+01$ |
| $-1.30 \mathrm{e}+00$ | $-4.53 \mathrm{e}+01$ | $-4.62 e+01$ | $-4.28 e+01$ |
| -1.10e+00 | $-1.13 \mathrm{e}+01$ | -2.26e+01 | $-8.78 e+00$ |
| -9.00e-01 | -7.94e-03 | $-1.87 e+00$ | $-3.77 e-03$ |
| -7.00e-01 | -1.62e-06 | -5.11e-03 | -7.69e-07 |
| -5.00e-01 | -3.45e-10 | -1.40e-05 | $-1.72 \mathrm{e}-10$ |
| -3.00e-01 | -1.29e-11 | -3.90e-08 | $-1.38 \mathrm{e}-11$ |
| -1.00e-01 | $-1.10 \mathrm{e}-11$ | -8.67e-10 | -1.19e-11 |
| $0.000 \mathrm{e}+00$ | -1.01e-11 | -7.13e-10 | $-1.10 e-11$ |
| \| |  |  |  |
| [POWER_clamp] |  |  |  |
|  |  |  |  |
| , |  |  |  |
| $-3.30 e+00$ | $2.653 \mathrm{e}+02$ | $1.870 \mathrm{e}+02$ | $2.653 e+02$ |
| $-3.10 \mathrm{e}+00$ | $2.398 \mathrm{e}+02$ | $1.693 \mathrm{e}+02$ | $2.398 e+02$ |
| $-2.90 \mathrm{e}+00$ | $2.143 e+02$ | $1.516 \mathrm{e}+02$ | $2.143 e+02$ |
| $-2.70 \mathrm{e}+00$ | $1.888 \mathrm{e}+02$ | $1.339 \mathrm{e}+02$ | $1.888 \mathrm{e}+02$ |
| $-2.50 \mathrm{e}+00$ | $1.633 \mathrm{e}+02$ | $1.162 e+02$ | $1.633 e+02$ |
| $-2.30 \mathrm{e}+00$ | $1.378 \mathrm{e}+02$ | $9.847 e+01$ | $1.378 \mathrm{e}+02$ |
| $-2.10 \mathrm{e}+00$ | $1.123 \mathrm{e}+02$ | $8.076 e+01$ | $1.123 e+02$ |
| $-1.90 \mathrm{e}+00$ | $8.682 \mathrm{e}+01$ | $6.305 e+01$ | $8.682 e+01$ |
| $-1.70 \mathrm{e}+00$ | $6.133 \mathrm{e}+01$ | $4.947 e+01$ | $6.133 e+01$ |
| $-1.50 \mathrm{e}+00$ | $4.313 \mathrm{e}+01$ | $3.766 e+01$ | $4.313 e+01$ |
| $-1.30 \mathrm{e}+00$ | $2.614 \mathrm{e}+01$ | $2.585 e+01$ | $2.614 \mathrm{e}+01$ |
| $-1.10 \mathrm{e}+00$ | $9.145 \mathrm{e}+00$ | $1.404 \mathrm{e}+01$ | $9.145 e+00$ |
| -9.00e-01 | $1.797 \mathrm{e}-02$ | $2.364 \mathrm{e}+00$ | $1.797 \mathrm{e}-02$ |
| -7.00e-01 | $3.667 \mathrm{e}-06$ | 7.589e-03 | $3.667 e-06$ |
| -5.00e-01 | $7.730 \mathrm{e}-10$ | $2.072 \mathrm{e}-05$ | $7.748 \mathrm{e}-10$ |
| -3.00e-01 | $2.293 \mathrm{e}-11$ | $5.767 e-08$ | $2.476 \mathrm{e}-11$ |
| -1.00e-01 | $2.096 \mathrm{e}-11$ | $1.163 \mathrm{e}-09$ | $2.278 e^{-11}$ |
| $0.000 \mathrm{e}+00$ | $2.004 \mathrm{e}-11$ | $9.618 \mathrm{e}-10$ | $2.186 \mathrm{e}-11$ |
| [End] |  |  |  |
|  |  |  |  |

## Index

## A

ac electrical characteristics 3
Address Trace mode 3, 38, 41
applications 5
arbitration bus timings 41

## B

## bootstrap ROM 3

Boundary Scan (JTAG Port) timing diagram 72
bus
address 2
data 2
multiplexed 2
non-multiplexed 2
bus acquisition timings 42
bus release timings 43, 44

## C

clock
external 4
operation 5
clocks
internal 4

## D

data memory expansion 4
DAX 4, 2, 16
dc electrical characteristics 2
Debug support 3
design considerations
electrical 3
PLL 4, 5
power consumption 3
thermal 1
Digital Audio Transmitter 4, 16
DRAM
out of page
read access 36
wait states selection guide 28
write access 37
out of page and refresh timings
11 wait states 32
15 wait states 33
4 wait states 28
8 wait states 30
Page mode
read accesses 27
wait states selection guide 19
write accesses 26
Page mode timings
1 wait state 19
2 wait states 21
3 wait states 22
4 wait states 24
refresh access 38
DRAM controller 4
DSP programming 6

## E

electrical design considerations 3
Enhanced Serial Audio Interface 4
ESAI 4, 2
ESSI
receiver timing 66, 67
timings 62
transmitter timing 65
EXTAL jitter 5
external bus control 6, 7
external bus synchronous timings (SRAM access)

38
external clock operation 4
external interrupt timing (negative edge-triggered)
11
external level-sensitive fast interrupt timing 11
external memory access (DMA Source) timing 13
External Memory Expansion Port 14

## F

functional groups 2
functional signal groups 1

## G

General Purpose Input/Output 4
GPIO 4, 2, 19
GPIO timing 69
Ground 4
PLL 4

## H

HDI08 4, 2, 10, 12, 13
DSP programming 6
DSP synchronization 6
Host synchronization 5
HDI08 timing 46
Host Interface 4, 2, 10, 12, 13
Host Interface timing 46
host port
configuration 9
Host Port considerations 5
Host programming 5
Host Request
Double 2
Single 2
instruction cache 3
internal clocks 4 interrupt and mode control 8
interrupt control 8
interrupt timing 7
external level-sensitive fast 11
external negative edge-triggered 11
synchronous from Wait state 12

Jitter 5
JTAG 20
JTAG Port 3
reset timing diagram 73
timing 70, 72

## M

maximum ratings 1
Memory Expansion Port 3
mode control 8
Mode select timing 7
multiplexed bus 2
multiplexed bus timings
read 50
write 51

## N

non-multiplexed bus 2
non-multiplexed bus timings
read 48
write 49

## 0

## S

off-chip memory 3
OnCE
module timing 73
OnCE module 3, 20
Debug request 73
on-chip DRAM controller 4
On-Chip Emulation module 3
on-chip memory 3
operating mode select timing 12

## P

package
144-pin TQFP 1
TQFP description 1, 3
Phase Lock Loop 6
PLL 6
Characteristics 6
performance issues 4
PLL design considerations 4, 5
PLL performance issues 5
Port A 2
Port B 2, 10, 11, 12, 13
Port C 2, 16
Port D 2, 16
power consumption design considerations 3
power management 5
program memory expansion 4
program RAM 3

## R

recovery from Stop state using IRQA 12, 13
RESET 9
Reset timing 7, 10
synchronous 10
ROM, bootstrap 3

Serial Host Interface 4, 14
SHI 4, 2, 14
signal groupings 1
signals 1
functional grouping 2
SRAM 40
Access 38
read access 17
read and write accesses 14
support 4
write access 17, 18
Stop mode 5
Stop state
recovery from 12, 13
Stop timing 7
supply voltage 1
Switch mode 3
Synchronization 5
synchronous bus timings
SRAM
2 wait states 41
SRAM 1 wait state (BCR controlled) 40
synchronous interrupt from Wait state timing 12
synchronous Reset timing 10

## T

TAP 3
target applications 5
Test Access Port 3
Test Access Port timing diagram 72
Test Clock (TCLK) input timing diagram 71
thermal characteristics 2
thermal design considerations 1
Timer 4, 2, 19
event input restrictions 68
interrupt generation 68
timing 68
Timing
Digital Audio Transmitter (DAX) 67

General Purpose I/O (GPIO) Timing 62
OnCE ${ }^{\text {TM }}$ (On Chip Emulator) Timing 62
Serial Host Interface (SHI) SPI Protocol Timing 52
Serial Host Interface (SHI) Timing 52
timing
interrupt 7
mode select 7
Reset 7
Stop 7
TQFP 1
pin list by number 3
pin-out drawing (top) 1

## W

Wait mode 5

## X

X data RAM 3
Y

Y data RAM 3

## How to Reach Us:

Home Page:
www.freescale.com

## E-mail:

support@freescale.com
USA/Europe or Locations Not Listed:
Freescale Semiconductor
Technical Information Center, CH370
1300 N. Alma School Road
Chandler, Arizona 85224
+1-800-521-6274 or +1-480-768-2130
support@freescale.com
Europe, Middle East, and Africa:
Freescale Halbleiter Deutschland GmbH
Technical Information Center
Schatzbogen 7
81829 Muenchen, Germany
+44 1296380456 (English)
+46 852200080 (English)
+49 8992103559 (German)
+49 8992103559 (German)
+33 169354848 (French)
support@ freescale.com

## Japan:

Freescale Semiconductor Japan Ltd.
Headquarters
ARCO Tower 15F
1-8-1, Shimo-Meguro, Meguro-ku,
Tokyo 153-0064, Japan
0120191014 or +81 354379125
support.japan@freescale.com

## Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd.
Technical Information Center
2 Dai King Street
Tai Po Industrial Estate
Tai Po Industrial Estate
Tai Po, N.T., Hong Kong
+800 26668080
support.asia@freescale.com

## For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center
P.O. Box 5405

Denver, Colorado 80217
1-800-521-6274 or 303-675-2140

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.
Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale ${ }^{\top \mathrm{TM}}$ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.
© Freescale Semiconductor, Inc. 2006. All rights reserved.

## Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery \& Lifecycle Information:

## NXP:

DSPB56362AG120 DSPB56362AG120R2


[^0]:    DF = Division Factor
    Ef = External frequency
    $E T_{C}=$ External clock cycle
    MF = Multiplication Factor
    PDF = Predivision Factor
    $\mathrm{T}_{\mathrm{C}}=$ internal clock cycle
    2 See the PLL and Clock Generation section in the DSP56300 Family Manual for a detailed discussion of the PLL.

[^1]:    1 External bus synchronous timings should be used only for reference to the clock and not for relative timings.
    ${ }^{2} \mathrm{WS}$ is the number of wait states specified in the BCR.
    3 The asynchronous delays specified in the expressions are valid for DSP56362.
    4 T198 and T199 are valid for Address Trace mode if the ATE bit in the OMR is set. Use the status of $\overline{\mathrm{BR}}$ (See T212) to determine whether the access referenced by A0-A23 is internal or external, when this mode is enabled
    5 If $\mathrm{WS}>1, \overline{\mathrm{WR}}$ assertion refers to the next rising edge of CLKOUT.

