Octal 3-State Noninverting D Flip-Flop

High–Performance Silicon–Gate CMOS

The MC74HC574A is identical in pinout to the LS574. The device inputs are compatible with standard CMOS outputs; with pull–up resistors, they are compatible with LSTTL outputs.

Data meeting the set-up time is clocked to the outputs with the rising edge of the Clock. The Output Enable input does not affect the states of the flip-flops but when Output Enable is high, all device outputs are forced to the high-impedance state. Thus, data may be stored even when the outputs are not enabled.

The HC574A is identical in function to the HC374A but has the flip–flop inputs on the opposite side of the package from the outputs to facilitate PC board layout.

Features

- Output Drive Capability: 15 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2.0 to 6.0 V
- Low Input Current: 1.0 μA
- In Compliance with the Requirements Defined by JEDEC Standard No. 7 A
- Chip Complexity: 266 FETs or 66.5 Equivalent Gates
- NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC–Q100 Qualified and PPAP Capable
- These Devices are Pb-Free and are RoHS Compliant




Figure 1. Logic Diagram



ON Semiconductor®


http://onsemi.com



PIN ASSIGNMENT

OUTPUT			
ENABLE 🗖	1 ₀	20 🗖 V _{CC}	
D0 🗖	2	19 🗖 Q0	
D1 🗖	3	18 🗖 Q1	
D2 🗖	4	17 🗖 Q2	
D3 🗖	5	16 🗖 Q3	
D4 🗖	6	15 📩 Q4	
D5 🗖	7	14 🗖 Q5	
D6 🗖	8	13 🗖 Q6	
D7 🗖	9	12 🗖 Q7	
GND 🗆	10		





FU	NC.	ΓΙΟΝ	ι τα	BLE	

I GNOTION IABEE					
	Inputs	Output			
OE	Clock	D	Q		
L	7	Н	Н		
L	_	L	L		
L	L,H,	Х	No Change		
н	Х	Х	Z		

X = Don't Care

Z = High Impedance

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 6 of this data sheet.

Design Criteria	Value	Units
Internal Gate Count*	66.5	ea.
Internal Gate Propagation Delay	1.5	ns
Internal Gate Power Dissipation	5.0	μW
Speed Power Product	0.0075	рJ

*Equivalent to a two-input NAND gate.

MAXIMUM RATINGS

Symbol	F	Parameter	Value	Unit
V _{CC}	DC Supply Voltage		-0.5 to +7.0	V
VI	DC Input Voltage		-0.5 to V _{CC} + 0.5	V
Vo	DC Output Voltage	(Note 1)	–0.5 to V _{CC} + 0.5	V
I _{IK}	DC Input Diode Current		±20	mA
Ι _{ΟΚ}	DC Output Diode Current		±35	mA
Ι _Ο	DC Output Sink Current		±35	mA
I _{CC}	DC Supply Current per Supply Pin		±75	mA
I _{GND}	DC Ground Current per Ground Pin		±75	mA
T _{STG}	Storage Temperature Range		-65 to +150	°C
ΤL	Lead Temperature, 1 mm from Case f	or 10 Seconds	260	°C
TJ	Junction Temperature under Bias		+150	°C
θ_{JA}	Thermal Resistance	SOIC TSSOP	96 128	°C/W
PD	Power Dissipation in Still Air at 85°C	SOIC TSSOP	500 450	mW
MSL	Moisture Sensitivity		Level 1	
F _R	Flammability Rating	Oxygen Index: 30% – 35%	UL 94 V–0 @ 0.125 in	
V _{ESD}	ESD Withstand Voltage	Human Body Model (Note 2) Machine Model (Note 3) Charged Device Model (Note 4)	> 4000 > 300 > 1000	V
I _{Latchup}	Latchup Performance	Above V_{CC} and Below GND at 85°C (Note 5)	±300	mA

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

I_O absolute maximum rating must be observed.
 Tested to EIA/JESD22-A114-A.

3. Tested to EIA/JESD22-A115-A.

4. Tested to JESD22-C101-A.

5. Tested to EIA/JESD78.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter			Max	Unit
V _{CC}	DC Supply Voltage	(Referenced to GND)	2.0	6.0	V
V _I , V _O	DC Input Voltage, Output Voltage	(Referenced to GND)	0	V _{CC}	V
T _A	Operating Temperature, All Package Types		-55	+125	°C
t _r , t _f	Input Rise and Fall Time (Figure 2)	V _{CC} = 2.0 V V _{CC} = 4.5 V V _{CC} = 6.0 V	0 0 0	1000 500 400	ns

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

6. Unused inputs may not be left open. All inputs must be tied to a high- or low-logic input voltage level.

MC74HC574A

			V _{CC}	Guara	Guaranteed Limit		
Symbol	Parameter	Test Conditions	V $-55 \text{ to } 25^{\circ}\text{C} \leq 85^{\circ}\text{C} \leq 12$		≤ 125°C	5°C Unit	
V _{IH}	Minimum High-Level Input Voltage	$\begin{split} V_{out} &= V_{CC} - 0.1 \text{ V} \\ I_{out} &\leq 20 \ \mu \text{A} \end{split}$	2.0 3.0 4.5 6.0	1.5 2.1 3.15 4.2	1.5 2.1 3.15 4.2	1.5 2.1 3.15 4.2	V
V _{IL}	Maximum Low–Level Input Voltage	$V_{out} = 0.1 V$ $ I_{out} \le 20 \mu A$	2.0 3.0 4.5 6.0	0.5 0.9 1.35 1.8	0.5 0.9 1.35 1.8	0.5 0.9 1.35 1.8	V
V _{OH}	Minimum High–Level Output Voltage	$\begin{array}{l} V_{in} = V_{IH} \\ I_{out} \leq 20 \ \mu A \end{array}$	2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	V
V _{OH}	Minimum High–Level Output Voltage	$ \begin{array}{ll} V_{in} = V_{IH} & \qquad & I_{out} \leq 2.4 \text{ mA} \\ & I_{out} \leq 6.0 \text{ mA} \\ & I_{out} \leq 7.8 \text{ mA} \end{array} $	3.0 4.5 6.0	2.48 3.98 5.48	2.34 3.84 5.34	2.2 3.7 5.2	V
V _{OL}	Maximum Low–Level Output Voltage	$\begin{array}{l} V_{in} = V_{IL} \\ I_{out} \leq 20 \ \mu A \end{array}$	2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	V
		$ \begin{array}{ll} V_{in} = V_{IL} & I_{out} \leq 2.4 \text{ mA} \\ I_{out} \leq 6.0 \text{ mA} \\ I_{out} \leq 7.8 \text{ mA} \end{array} $	3.0 4.5 6.0	0.26 0.26 0.26	0.33 0.33 0.33	0.4 0.4 0.4	
l _{in}	Maximum Input Leakage Current	V _{in} = V _{CC} or GND	6.0	±0.1	±1.0	±1.0	μΑ
I _{OZ}	Maximum Three–State Leakage Current	Output in High–Impedance State $V_{in} = V_{IL} \text{ or } V_{IH}$ $V_{out} = V_{CC} \text{ or GND}$	6.0	±0.5	±5.0	±10	μA
I _{CC}	Maximum Quiescent Supply Current (per Package)	$V_{in} = V_{CC} \text{ or GND}$ $I_{out} = 0 \ \mu A$	6.0	4.0	40	160	μΑ

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

MC74HC574A

		Guara			
Parameter	v	–55 to 25°C	≤ 85°C	≤ 125°C	Unit
Maximum Clock Frequency (50% Duty Cycle) (Figures 2 and 5)	2.0 3.0 4.5 6.0	6.0 15 30 35	4.8 10 24 28	4.0 8.0 20 24	MHz
Maximum Propagation Delay, Clock to Q (Figures 2 and 5)	2.0 3.0 4.5 6.0	160 105 32 27	200 145 40 34	240 190 48 41	ns
Maximum Propagation Delay, Output Enable to Q (Figures 3 and 6)	2.0 3.0 4.5 6.0	150 100 30 26	190 125 38 33	225 150 45 38	ns
Maximum Propagation Delay, Output Enable to Q (Figures 3 and 6)	2.0 3.0 4.5 6 0	140 90 28 24	175 120 35 30	210 140 42 36	ns
Maximum Output Transition Time, any Output (Figures 2 and 5)	2.0 3.0 4.5 6.0	60 27 12 10	75 32 15 13	90 36 18 15	ns
Maximum Input Capacitance	•	10	10	10	pF
Maximum Three–State Output Capacitance, Output in High- State	-Impedance	15	15	15	pF
	Maximum Clock Frequency (50% Duty Cycle) (Figures 2 and 5) Maximum Propagation Delay, Clock to Q (Figures 2 and 5) Maximum Propagation Delay, Output Enable to Q (Figures 3 and 6) Maximum Propagation Delay, Output Enable to Q (Figures 3 and 6) Maximum Output Transition Time, any Output (Figures 2 and 5) Maximum Input Capacitance Maximum Three–State Output Capacitance, Output in High-	Maximum Clock Frequency (50% Duty Cycle) (Figures 2 and 5)2.0 3.0 4.5 6.0Maximum Propagation Delay, Clock to Q (Figures 2 and 5)2.0 3.0 4.5 6.0Maximum Propagation Delay, Output Enable to Q (Figures 3 and 6)2.0 3.0 4.5 6.0Maximum Propagation Delay, Output Enable to Q (Figures 3 and 6)2.0 3.0 4.5 6.0Maximum Propagation Delay, Output Enable to Q (Figures 3 and 6)2.0 3.0 4.5 6.0Maximum Propagation Delay, Output Enable to Q (Figures 3 and 6)2.0 3.0 4.5 6.0Maximum Output Transition Time, any Output (Figures 2 and 5)2.0 3.0 4.5 6.0Maximum Input Capacitance3.0 4.5 6.0Maximum Three–State Output Capacitance, Output in High–Impedance	Parameter V -55 to 25°C Maximum Clock Frequency (50% Duty Cycle) (Figures 2 and 5) 2.0 6.0 Maximum Propagation Delay, Clock to Q (Figures 2 and 5) 2.0 160 Maximum Propagation Delay, Clock to Q (Figures 2 and 5) 2.0 160 Maximum Propagation Delay, Output Enable to Q (Figures 3 and 6) 2.0 150 Maximum Propagation Delay, Output Enable to Q (Figures 3 and 6) 2.0 150 Maximum Propagation Delay, Output Enable to Q (Figures 3 and 6) 2.0 140 Maximum Propagation Delay, Output Enable to Q (Figures 3 and 6) 2.0 140 Maximum Propagation Delay, Output Enable to Q (Figures 2 and 5) 2.0 140 Maximum Output Transition Time, any Output (Figures 2 and 5) 2.0 6.0 24 Maximum Input Capacitance 3.0 2.7 4.5 12 Maximum Input Capacitance 10 10 10 10	ParameterV $-55 \text{ to } 25^{\circ}\text{C}$ $\leq 85^{\circ}\text{C}$ Maximum Clock Frequency (50% Duty Cycle) (Figures 2 and 5)2.06.04.83.015104.530246.03528Maximum Propagation Delay, Clock to Q (Figures 2 and 5)2.01602003.01051454.532406.02.734Maximum Propagation Delay, Output Enable to Q (Figures 3 and 6)2.0150190(Figures 3 and 6)3.0100125Maximum Propagation Delay, Output Enable to Q (Figures 3 and 6)2.0140175Maximum Propagation Delay, Output Enable to Q (Figures 3 and 6)2.0140175Maximum Propagation Delay, Output Enable to Q (Figures 2 and 5)2.01401753.02.014017530386.02.014017515(Figures 2 and 5)3.02.73232Maximum Output Transition Time, any Output (Figures 2 and 5)2.06.0753.0Maximum Input Capacitance10131313Maximum Input Capacitance10101010Maximum Three-State Output Capacitance, Output in High-Impedance151515	ParameterV-55 to 25° C $\leq 85^{\circ}$ C $\leq 125^{\circ}$ CMaximum Clock Frequency (50% Duty Cycle) (Figures 2 and 5)2.0 3.0 4.5 6.06.0 3.0 4.5 30 6.06.0 3.54.8 24 20 240Maximum Propagation Delay, Clock to Q (Figures 2 and 5)2.0 4.5 3.0 4.5160 3.0 4.5 3.2240 240 48 441Maximum Propagation Delay, Clock to Q (Figures 2 and 5)2.0 4.5 3.0 4.5160 3.0 4.5 3.2200 240 48 41Maximum Propagation Delay, Output Enable to Q (Figures 3 and 6)2.0 3.0 4.5 3.0 4.5150 3.0 3.0 4.5 3.0 4.5190 3.0 3.0 4.5 3.0 4.5225 3.0 3.0 3.0 100 125 150 126150 140 125 150 140 125 150Maximum Propagation Delay, Output Enable to Q (Figures 3 and 6)2.0 3.0 4.5 6.0140 26 3.3 38 38 45 30 36Maximum Propagation Delay, Output Enable to Q (Figures 3 and 6)2.0 4.5 28 35 42 42140 45 30 30 36Maximum Output Transition Time, any Output (Figures 2 and 5)2.0 3.0 4.5 12 15140 13 15Maximum Input Capacitance101010Maximum Input Capacitance101010Maximum Three-State Output Capacitance, Output in High-Impedance151515

AC ELECTRICAL CHARACTERISTICS ($C_L = 50 \text{ pF}$; Input $t_r = t_f = 6.0 \text{ ns}$)


		Typical @ 25°C, V_{CC} = 5.0 V	
C _{PD}	Power Dissipation Capacitance (Per Enabled Output)*	24	pF

*Used to determine the no–load dynamic power consumption: $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$.


TIMING REQUIREMENTS ($C_L = 50 \text{ pF}$; Input $t_r = t_f = 6.0 \text{ ns}$)

					C	Guarante	ed Limi	t		
			V _{CC}	–55 to	o 25°C	≤ 8	5°C	≤ 12	5°C	
Symbol	Parameter	Figure	Volts	Min	Max	Min	Max	Min	Max	Unit
t _{su}	Minimum Setup Time, Data to Clock	4	2.0 3.0 4.6 6.0	50 40 10 9.0		65 50 13 11		75 60 15 13		ns
t _h	Minimum Hold Time, Clock to Data	4	2.0 3.0 4.5 6.0	5.0 5.0 5.0 5.0		5.0 5.0 5.0 5.0		5.0 5.0 5.0 5.0		ns
t _w	Minimum Pulse Width, Clock	2	2.0 3.0 4.5 6.0	75 60 15 13		95 80 19 16		110 90 22 19		ns
t _r , t _f	Maximum Input Rise and Fall Times	2	2.0 3.0 4.5 6.0		1000 800 500 400		1000 800 500 400		1000 800 500 400	ns


MC74HC574A

















*Includes all probe and jig capacitance.

Figure 5.



*Includes all probe and jig capacitance.

Figure 6. Test Circuit




Figure 7. Expanded Logic Diagram

ORDERING INFORMATION


Device	Package	Shipping [†]
MC74HC574ADWG	SOIC-20 WIDE (Pb-Free)	38 Units / Rail
MC74HC574ADWR2G	SOIC-20 WIDE (Pb-Free)	1000 Tape & Reel
MC74HC574ADTR2G	TSSOP-20 (Pb-Free)	2500 Tape & Reel
NLV74HC574ADTR2G*	TSSOP-20 (Pb-Free)	2500 Tape & Reel
MC74HC574AFELG	SOEIAJ-20 (Pb-Free)	2000 Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.
 *NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC–Q100 Qualified and PPAP

Capable.

PACKAGE DIMENSIONS

SOIC-20 **DW SUFFIX** CASE 751D-05 ISSUE G




- NOTES:
 1. DIMENSIONS ARE IN MILLIMETERS.
 2. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994.
 3. DIMENSIONS D AND E DO NOT INCLUDE MOLD PROTRUSION.
 4. MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.
 5. DIMENSION B DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF B DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIMETERS			
DIM	MIN	MAX		
Α	2.35	2.65		
A1	0.10	0.25		
В	0.35	0.49		
C	0.23	0.32		
D	12.65	12.95		
Е	7.40	7.60		
е	1.27	BSC		
н	10.05	10.55		
h	0.25	0.75		
L	0.50	0.90		
θ	0 °	7 °		


PACKAGE DIMENSIONS


TSSOP-20 DT SUFFIX CASE 948E-02 **ISSUE C**



- NOTES:
 DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 CONTROLLING DIMENSION: MILLIMETER.
 DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
 DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEPED 0.25 (0.010) PER SIDE
- SHALL NOT EXCEED 0.25 (0.010) PER SIDE. 5. DIMENSION K DOES NOT INCLUDE
- DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL
- CONDITION. 6. TERMINAL NUMBERS ARE SHOWN FOR
- REFERENCE ONLY.
 DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE –W–.


	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α	6.40	6.60	0.252	0.260
В	4.30	4.50	0.169	0.177
C		1.20		0.047
D	0.05	0.15	0.002	0.006
F	0.50	0.75	0.020	0.030
G	0.65 BSC		0.026 BSC	
н	0.27	0.37	0.011	0.015
J	0.09	0.20	0.004	0.008
J1	0.09	0.16	0.004	0.006
K	0.19	0.30	0.007	0.012
K1	0.19	0.25	0.007	0.010
L	6.40 BSC		0.252 BSC	
Μ	0°	8°	0°	8°





PACKAGE DIMENSIONS

SOEIAJ-20 **F SUFFIX CASE 967 ISSUE A**




0.10 (0.004)


 \frown

h 0.13 (0.005) M

 \oplus



DETAIL P



NOTES

- DIMENSIONING AND TOLERANCING PER ANSI 1. Y14.5M. 1982.
- CONTROLLING DIMENSION: MILLIMETER DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS AND ARE MEASURED 3. AT THE PARTING LINE. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.15 (0.006) PER SIDE
- TERMINAL NUMBERS ARE SHOWN FOR 4
- REFERENCE ONLY. THE LEAD WIDTH DIMENSION (b) DOES NOT 5 INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE LEAD WIDTH DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSIONS AND ADJACENT LEAD TO BE 0.46 (0.018).

	MILLIN	IETERS	INCHES	
DIM	MIN	MAX	MIN	MAX
Α		2.05		0.081
A ₁	0.05	0.20	0.002	0.008
b	0.35	0.50	0.014	0.020
C	0.15	0.25	0.006	0.010
D	12.35	12.80	0.486	0.504
E	5.10	5.45	0.201	0.215
е	1.27 BSC		0.050 BSC	
HE	7.40	8.20	0.291	0.323
L	0.50	0.85	0.020	0.033
LE	1.10	1.50	0.043	0.059
Μ	0 °	10 °	0 °	10 °
Q ₁	0.70	0.90	0.028	0.035
Z		0.81		0.032

ON Semiconductor and the 💷 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent–Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

ON Semiconductor: MC74HC574ADTR2G MC74HC574ADWG MC74HC574ADWR2G