



24-Bit, 20kHz, Low-Power ANALOG-TO-DIGITAL CONVERTER

FEATURES

- 24 BITS—NO MISSING CODES
- 19 BITS EFFECTIVE RESOLUTION UP TO 20kHz DATA RATE
- LOW NOISE: 1.8ppm
- FOUR DIFFERENTIAL INPUTS
- INL: 15ppm (max)
- EXTERNAL REFERENCE (0.5V to 5V)
- POWER-DOWN MODE
- SYNC MODE
- LOW POWER: 8mW at 20kHz
5mW at 10kHz

APPLICATIONS


- CARDIAC DIAGNOSTICS
- DIRECT THERMOCOUPLE INTERFACES
- BLOOD ANALYSIS
- INFRARED PYROMETERS
- LIQUID/GAS CHROMATOGRAPHY
- PRECISION PROCESS CONTROL

DESCRIPTION

The ADS1253 is a precision, wide dynamic range, delta-sigma, Analog-to-Digital (A/D) converter with 24-bit resolution operating from a single +5V supply. The delta-sigma architecture is used for wide dynamic range and 24 bits of no missing code performance. An effective resolution of 19 bits (1.8ppm of rms noise) is achieved for conversion rates up to 20kHz.

The ADS1253 is designed for high-resolution measurement applications in cardiac diagnostics, smart transmitters, industrial process control, weigh scales, chromatography, and portable instrumentation. The converter includes a flexible, 2-wire synchronous serial interface for low-cost isolation.

The ADS1253 is a 4-channel converter and is offered in an SSOP-16 package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Analog Input: Current (Momentary)	±100mA
(Continuous)	±10mA
Voltage	GND – 0.3V to V _{DD} + 0.3V
V _{DD} to GND	–0.3V to 6V
V _{REF} Voltage to GND	–0.3V to V _{DD} + 0.3V
Digital Input Voltage to GND	–0.3V to V _{DD} + 0.3V
Digital Output Voltage to GND	–0.3V to V _{DD} + 0.3V
Lead Temperature (soldering, 10s)	+300°C
Power Dissipation (any package)	500mW

NOTE: (1) Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability.



ELECTROSTATIC DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PACKAGE/ORDERING INFORMATION⁽¹⁾

PRODUCT	PACKAGE-LEAD	PACKAGE DESIGNATOR	SPECIFIED TEMPERATURE RANGE	PACKAGE MARKING	ORDERING NUMBER	TRANSPORT MEDIA, QUANTITY
ADS1253	SSOP-16	DBQ	–40°C to +85°C	ADS1253E	ADS1253E	Rails, 100
"	"	"	"	"	ADS1253E/2K5	Tape and Reel, 2500

NOTE: (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

PRODUCT FAMILY

PRODUCT	# OF INPUTS	MAXIMUM DATA RATE	COMMENTS
ADS1250	1 Differential	25.0kHz	Includes PGA from 1 to 8
ADS1251	1 Differential	26.8kHz	
ADS1252	1 Differential	41.7kHz	
ADS1253	4 Differential	20.8kHz	
ADS1254	4 Differential	20.8kHz	
			Includes Separate Analog and Digital Supplies

ELECTRICAL CHARACTERISTICS

All specifications at T_{MIN} to T_{MAX}, V_{DD} = +5V, CLK = 8MHz, and V_{REF} = 4.096V, unless otherwise specified.

PARAMETER	CONDITIONS	ADS1253E			UNITS
		MIN	TYP	MAX	
ANALOG INPUT					
Full-Scale Input Voltage	CHx+ or CHx– to GND CLK = 3840Hz CLK = 1MHz CLK = 8MHz	GND – 0.3	±V _{REF}	V _{DD} + 0.3	V
Absolute Input Voltage			430		MΩ
Input Impedance			1.7		MΩ
			210		kΩ
Input Capacitance	At +25°C At T _{MIN} to T _{MAX}		6		pF
Input Leakage			5	50	pA
				1	nA
DYNAMIC CHARACTERISTICS					
Data Rate	–3dB	4.24		20.8	kHz
Bandwidth					kHz
Serial Clock (SCLK)				16	MHz
System Clock Input (CLK)				8	MHz
ACCURACY					
Integral Nonlinearity ⁽¹⁾	1kHz Input; 0.1dB below FS		±0.0002	±0.0015	% of FSR
THD			105		dB
Noise			1.8	2.7	ppm of FSR, rms
Resolution	60Hz, AC	24			Bits
No Missing Codes		24			Bits
Common-Mode Rejection		90	102		dB
Gain Error			0.1	1	% of FSR
Offset Error			±20	±100	ppm of FSR
Gain Sensitivity to V _{REF}			1:1		
Power-Supply Rejection Ratio		70	88		dB
PERFORMANCE OVER TEMPERATURE					
Offset Drift			0.07		ppm/°C
Gain Drift			0.4		ppm/°C
VOLTAGE REFERENCE					
V _{REF}		0.5	4.096	V _{DD}	V
Load Current			32		μA

NOTE: (1) Applies to full-differential signals.


ELECTRICAL CHARACTERISTICS (Cont.)

All specifications at T_{MIN} to T_{MAX} , $V_{DD} = +5V$, $CLK = 8MHz$, and $V_{REF} = 4.096V$, unless otherwise specified.

PARAMETER	CONDITIONS	ADS1253E			UNITS	
		MIN	TYP	MAX		
DIGITAL INPUT/OUTPUT Logic Family Logic Level: V_{IH} V_{IL} V_{OH} V_{OL} Input (SCLK, CLK, CHSEL0, CHSEL1) Hysteresis Data Format	$I_{OH} = -500\mu A$ $I_{OL} = 500\mu A$	+4.0	CMOS	$+V_{DD} + 0.3$	V	
		-0.3		+0.8	V	
		+4.5	0.6	0.4	V	
		Offset Binary Two's Complement			V	
					V	
POWER-SUPPLY REQUIREMENTS						
Operation		+4.75	+5	+5.25	VDC	
Quiescent Current			1.5	2	mA	
Operating Power			7.5	10	mW	
Power-Down Current			0.4	1	μA	
TEMPERATURE RANGE						
Operating		-40		+85	$^{\circ}C$	
Storage		-60		+100	$^{\circ}C$	

NOTE: (1) Applies to full-differential signals.

PIN CONFIGURATION









PIN DESCRIPTIONS

PIN	NAME	PIN DESCRIPTION
1	CH1+	Analog Input: Positive Input of the Differential Analog Input
2	CH1-	Analog Input: Negative Input of the Differential Analog Input
3	CH2+	Analog Input: Positive Input of the Differential Analog Input
4	CH2-	Analog Input: Negative Input of the Differential Analog Input
5	CH3+	Analog Input: Positive Input of the Differential Analog Input
6	CH3-	Analog Input: Negative Input of the Differential Analog Input
7	+V _{DD}	Input: Power-Supply Voltage, +5V
8	CLK	Digital Input: Device System Clock. The system clock is in the form of a CMOS-compatible clock. This is a Schmitt-Trigger input.
9	DOUT/ \overline{DRDY}	Digital Output: Serial Data Output/Data Ready. This output indicates that a new output word is available from the ADS1253 data output register. The serial data is clocked out of the serial data output shift register using SCLK.
10	SCLK	Digital Input: Serial Clock. The serial clock is in the form of a CMOS-compatible clock. The serial clock operates independently from the system clock, therefore, it is possible to run SCLK at a higher frequency than CLK. The normal state of SCLK is LOW. Holding SCLK HIGH will either initiate a modulator reset for synchronizing multiple converters or enter power-down mode. This is a Schmitt-Trigger input.
11	CHSEL1	Digital Input: Used to select analog input channel. This is a Schmitt-Trigger input.
12	CHSEL0	Digital Input: Used to select analog input channel. This is a Schmitt-Trigger input.
13	GND	Input: Ground
14	V _{REF}	Analog Input: Reference Voltage Input
15	CH4-	Analog Input: Negative Input of the Differential Analog Input
16	CH4+	Analog Input: Positive Input of the Differential Analog Input







TYPICAL CHARACTERISTICS

At $T_A = +25^\circ\text{C}$, $V_{DD} = +5\text{V}$, $\text{CLK} = 8\text{MHz}$, and $V_{REF} = 4.096\text{V}$, unless otherwise specified.









TYPICAL CHARACTERISTICS (Cont.)

At $T_A = +25^\circ\text{C}$, $V_{DD} = +5\text{V}$, $\text{CLK} = 8\text{MHz}$, and $V_{REF} = 4.096\text{V}$, unless otherwise specified.



TYPICAL CHARACTERISTICS (Cont.)

At $T_A = +25^\circ\text{C}$, $V_{DD} = +5\text{V}$, $\text{CLK} = 8\text{MHz}$, and $V_{REF} = 4.096\text{V}$, unless otherwise specified.



THEORY OF OPERATION

The ADS1253 is a precision, high-dynamic range, 24-bit, delta-sigma, A/D converter capable of achieving very high-resolution digital results at high data rates. The analog-input signal is sampled at a rate determined by the frequency of the system clock (CLK). The sampled analog input is modulated by the delta-sigma A/D modulator, which is followed by a digital filter. A Sinc⁵ digital low-pass filter processes the output of the delta-sigma modulator and writes the result into the data-output register. The DOUT/ $\overline{\text{DRDY}}$ pin is pulled LOW, indicating that new data is available to be read by the external microcontroller/microprocessor. As shown in the block diagram on the front page, the main functional blocks of the ADS1253 are the 4th-order delta-sigma modulator, a digital filter, control logic, input multiplexer, and a serial interface. Each of these functional blocks is described in the following sections.

ANALOG INPUT

The ADS1253 contains a fully differential analog input. In order to provide low system noise, common-mode rejection of 98dB, and excellent power-supply rejection, the design topology is based on a fully differential switched-capacitor architecture. The bipolar input voltage range is from -4.096 to $+4.096$ V, when the reference input voltage equals $+4.096$ V. The bipolar range is with respect to $-V_{\text{IN}}$, and not with respect to GND.

The input impedance of the analog input changes with the ADS1253 system clock frequency (CLK). The relationship is:

$$A_{\text{IN}} \text{ Impedance } (\Omega) = (8\text{MHz}/\text{CLK}) \cdot 210,000$$

See application note *Understanding the ADS1251, ADS1253, and ADS1254 Input Circuitry* (SBAA086), available for download from TI's web site www.ti.com.

With regard to the analog-input signal, the overall analog performance of the device is affected by three items: first, the input impedance can affect accuracy. If the source impedance of the input signal is significant, or if there is passive filtering prior to the ADS1253, a significant portion of the signal can be lost across this external impedance. The magnitude of the effect is dependent on the desired system performance.

Second, the current into or out of the analog inputs must be limited. Under no conditions should the current into or out of the analog inputs exceed 10mA.

Third, to prevent aliasing of the input signal, the analog-input signal must be band limited. The bandwidth of the A/D converter is a function of the system clock frequency. With a system clock frequency of 8MHz, the data-output rate is 20.8kHz with a -3 dB frequency of 4.24kHz. The -3 dB frequency scales with the system clock frequency.

To ensure the best linearity of the ADS1253, a fully differential signal is recommended, and the capacitance to ground must be equal on both sides.

For more information about the ADS1253's input structure, please refer to application note SBAA086 located at www.ti.com.

INPUT MULTIPLEXER

The CHS1 and CHS0 pins are used to select the analog input channel, as shown in Table I. The recommended method for changing channels is to change the channel after the conversion from the previous channel has been completed and read. When a channel is changed, internal logic senses the change on the falling edge of CLK and resets the conversion process. The conversion data from the new channel is valid on the first $\overline{\text{DRDY}}$ after the channel change.

CHSEL1	CHSEL0	CHANNEL
0	0	CH1
0	1	CH2
1	0	CH3
1	1	CH4

TABLE I. Channel Selection.

When multiplexing inputs, it is possible to achieve sample rates close to 4kHz. This is due to the fact that it requires five internal conversion cycles for the data to fully settle, the data also must be read before the channel is changed. The $\overline{\text{DRDY}}$ signal indicates a valid result after the five cycles have occurred.

BIPOLAR INPUT

Each of the differential inputs of the ADS1253 must stay between $\text{AGND} - 0.3\text{V}$ and $V_{\text{DD}} + 0.3\text{V}$. With a reference voltage at less than half of V_{DD} , one input can be tied to the reference voltage, and the other input can range from 0V to $2 \cdot V_{\text{REF}}$. By using a three op amp circuit featuring a single amplifier and four external resistors, the ADS1253 can be configured to accept bipolar inputs referenced to ground. The conventional $\pm 2.5\text{V}$, $\pm 5\text{V}$, and $\pm 10\text{V}$ input ranges can be interfaced to the ADS1253 using the resistor values shown in Figure 1.




FIGURE 1. Level-Shift Circuit for Bipolar Input Ranges.

DELTA-SIGMA MODULATOR

The ADS1253 operates from a nominal system clock frequency of 8MHz. The modulator frequency is fixed in relation to the system clock frequency. The system clock frequency is divided by 6 to derive the modulator frequency. Therefore, with a system clock frequency of 8MHz, the modulator frequency is 1.333MHz. Furthermore, the oversampling ratio of the modulator is fixed in relation to the modulator frequency. The oversampling ratio of the modulator is 64, and with the modulator frequency running at 1.333MHz, the data rate is 20.8kHz. Using a slower system clock frequency will result in a lower data output rate, as shown in Table II.

CLK (MHz)	DATA OUTPUT RATE (Hz)
8 ⁽¹⁾	20,833
7.372800 ⁽¹⁾	19,200
6.144000 ⁽¹⁾	16,000
6.000000 ⁽¹⁾	15,625
4.915200 ⁽¹⁾	12,800
3.686400 ⁽¹⁾	9600
3.072000 ⁽¹⁾	8000
2.457600 ⁽¹⁾	6400
1.843200 ⁽¹⁾	4800
0.921600	2400
0.460800	1200
0.384000	1000
0.192000	500
0.038400	100
0.023040	60
0.019200	50
0.011520	30
0.009600	25
0.007680	20
0.006400	16.67
0.005760	15
0.004800	12.50
0.003840	10

NOTE: (1) Standard Clock Oscillator.

TABLE II. CLK Rate versus Data Output Rate.

REFERENCE INPUT

The reference input takes an average current of 32 μ A with a 8MHz system clock. This current will be proportional to the system clock. A buffered reference is recommended for the ADS1253. The recommended reference circuit is shown in Figure 2.

Reference voltages higher than 4.096V will increase the full-scale range, while the absolute internal circuit noise of the converter remains the same. This will decrease the noise in terms of ppm of full-scale, which increases the effective resolution (see typical characteristic curve, *RMS Noise vs V_{REF} Voltage*).

DIGITAL FILTER

The digital filter of the ADS1253, referred to as a sinc⁵ filter, computes the digital result based on the most recent outputs from the delta-sigma modulator. At the most basic level, the digital filter can be thought of as simply averaging the modulator results in a weighted form and presenting this average as the digital output. The digital output rate, or data rate, scales directly with the system clock frequency. This allows the data output rate to be changed over a very wide range (five orders of magnitude) by changing the system clock frequency. However, it is important to note that the -3dB point of the filter is 0.2035 times the data output rate, so the data output rate should allow for sufficient margin to prevent attenuation of the signal of interest.

As the conversion result is essentially an average, the data-output rate determines the location of the resulting notches in the digital filter (see Figure 3). Note that the first notch is located at the data-output rate frequency, and subsequent notches are located at integer multiples of the data-output rate to allow for rejection of not only the fundamental frequency, but also harmonic frequencies. In this manner, the data-output rate can be used to set specific notch frequencies in the digital-filter response.

For example, if the rejection of power-line frequencies is desired, then the data-output rate can simply be set to the power-line frequency. For 50Hz rejection, the system clock




FIGURE 2. Recommended External Voltage Reference Circuit for Best Low-Noise Operation with the ADS1253.

frequency must be 19.200kHz, and this sets the data-output rate to 50Hz (see Table I and Figure 4). For 60Hz rejection, the system CLK frequency must be 23.040kHz, and this sets the data-output rate to 60Hz (see Table I and Figure 5). If both 50Hz and 60Hz rejection is required, then the system CLK must be 3.840kHz; this sets the data-output rate to 10Hz and rejects both 50Hz and 60Hz (see Table I and Figure 6).

There is an additional benefit in using a lower data-output rate. It provides better rejection of signals in the frequency band of interest. For example, with a 50Hz data-output rate, a significant signal at 75Hz may alias back into the passband at 25Hz. This is due to the fact that rejection at 75Hz may only be 66dB in the stopband—frequencies higher than the first-notch frequency (see Figure 4). However, setting the data-output rate to 10Hz provides 135dB rejection at 75Hz (see Figure 6). A similar benefit is gained at frequencies near the data-output rate (see Figures 7, 8, 9, and 10). For example, with a 50Hz data-output rate, rejection at 55Hz may only be 105dB (see Figure 7). With a 10Hz data-output rate, however, rejection at 55Hz will be 122dB (see Figure 8). If a slower data-output rate does not meet the system requirements, then the analog front-end can be designed to provide the needed attenuation to prevent aliasing. Additionally, the data-output rate may be increased and additional digital filtering may be done in the processor or controller.

Application note *A Spreadsheet to Calculate the Frequency Response of the ADS1250-54* (SBAA103) available for download from TI's web site www.ti.com provides a simple tool for calculating the ADS1250's frequency response for any CLK frequency.

The digital filter is described by the following transfer function:

$$|H(f)| = \frac{\left| \sin\left(\frac{\pi \cdot f \cdot 64}{f_{\text{MOD}}}\right) \right|^5}{64 \cdot \sin\left(\frac{\pi \cdot f}{f_{\text{MOD}}}\right)}$$

or

$$H(z) = \left(\frac{1 - z^{-64}}{64 \cdot (1 - z^{-1})} \right)^5$$

The digital filter requires five conversions to fully settle. The modulator has an oversampling ratio of 64, therefore, it requires $5 \cdot 64$, or 320 modulator results (or clocks) to fully settle. As the modulator clock is derived from CLK (modulator clock = CLK ÷ 6), the number of system clocks required for the digital filter to fully settle is $5 \cdot 64 \cdot 6$, or 1920 CLKs. This means that any significant step change at the analog input requires five full conversions to settle. However, if the step change at the analog input occurs asynchronously to the DOUT/DRDY pulse, six conversions are required to ensure full settling.

CONTROL LOGIC

The control logic is used for communications and control of the ADS1253.

Power-Up Sequence

Prior to power-up, all digital and analog-input pins must be LOW. At the time of power-up, these signal inputs can be biased to a voltage other than 0V, however, they should never exceed +V_{DD}.

Once the ADS1253 powers up, the DOUT/DRDY line will pulse LOW on the first conversion for which the data is valid from the analog input signal.

DOUT/DRDY

The DOUT/DRDY output signal alternates between two modes of operation. The first mode of operation is the Data Ready mode (DRDY) to indicate that new data has been loaded into the data-output register and is ready to be read. The second mode of operation is the Data Output (DOUT) mode and is used to serially shift data out of the Data Output Register (DOR). See Figure 11 for the time domain partitioning of the DRDY and DOUT function.

See Figure 13 for the basic timing of DOUT/DRDY. During the time defined by t₂, t₃, and t₄, the DOUT/DRDY pin functions in DRDY mode. The state of the DOUT/DRDY pin




FIGURE 3. Normalized Digital Filter Response.




FIGURE 4. Digital Filter Response (50Hz).




FIGURE 5. Digital Filter Response (60Hz).




FIGURE 6. Digital Filter Response (10Hz).




FIGURE 7. Expanded Digital Filter Response (50Hz with a 50Hz data output rate).




FIGURE 8. Expanded Digital Filter Response (50Hz with a 10Hz data output rate).




FIGURE 9. Expanded Digital Filter Response (60Hz with a 60Hz data output rate).




FIGURE 10. Expanded Digital Filter Response (60Hz with a 10Hz data output rate).

is HIGH prior to the internal transfer of new data to the DOR. The result of the A/D conversion is written to the DOR from the Most Significant Bit (MSB) to the Least Significant Bit (LSB) in the time defined by t_1 (see Figures 11 and 13). The $\text{DOUT}/\overline{\text{DRDY}}$ line then pulses LOW for the time defined by t_2 , and then drives the line HIGH for the time defined by t_3 to indicate that new data is available to be read. At this point, the function of the $\text{DOUT}/\overline{\text{DRDY}}$ pin changes to DOUT mode. Data is shifted out on the pin after t_7 . If the MSB is high (because of a negative result) the $\text{DOUT}/\overline{\text{DRDY}}$ signal will stay HIGH after the end of time t_3 . The device communicating with the ADS1253 can provide SCLKs to the ADS1253 after the time defined by t_6 . The normal mode of reading data from the ADS1253 is for the device reading the ADS1253 to latch the data on the rising edge of SCLK (because data is shifted out of the ADS1253 on the falling edge of SCLK). In order to retrieve valid data, the entire DOR must be read before the $\text{DOUT}/\overline{\text{DRDY}}$ pin reverts back to $\overline{\text{DRDY}}$ mode.

If SCLKs are not provided to the ADS1253 during the DOUT mode, the MSB of the DOR is present on the $\text{DOUT}/\overline{\text{DRDY}}$ line until the beginning of the time defined by t_4 . If an incomplete read of the ADS1253 takes place while in DOUT mode (that is, fewer than 24 SCLKs were provided), the state of the last bit read is present on the $\text{DOUT}/\overline{\text{DRDY}}$ line until the beginning of the time defined by t_4 . If more than 24 SCLKs are provided during DOUT mode, the $\text{DOUT}/\overline{\text{DRDY}}$ line stays LOW until the time defined by t_4 .

The internal data pointer for shifting data out on $\text{DOUT}/\overline{\text{DRDY}}$ is reset on the falling edge of the time defined by t_1 and t_4 . This ensures that the first bit of data shifted out of the ADS1253 after $\overline{\text{DRDY}}$ mode is always the MSB of new data.

SYNCHRONIZING MULTIPLE CONVERTERS

The normal state of SCLK is LOW; however, by holding SCLK HIGH, multiple ADS1253s can be synchronized. This is accomplished by holding SCLK HIGH for at least four, but less than 20, consecutive $\text{DOUT}/\overline{\text{DRDY}}$ cycles (see Figure 13). After the ADS1253 circuitry detects that SCLK has been held HIGH for four consecutive $\text{DOUT}/\overline{\text{DRDY}}$ cycles, the $\text{DOUT}/\overline{\text{DRDY}}$ pin pulses LOW for one CLK cycle and then is held HIGH, and the modulator is held in a reset state. The modulator will be released from reset and synchronization occurs on the falling edge of SCLK. With multiple converters, the falling edge transition of SCLK must occur simultaneously on all devices. It is important to note that prior to synchronization, the $\text{DOUT}/\overline{\text{DRDY}}$ pulse of multiple ADS1253s in the system could have a difference in timing up to one $\overline{\text{DRDY}}$ period. Therefore, to ensure synchronization, the SCLK must be held HIGH for at least five $\overline{\text{DRDY}}$ cycles. The first $\text{DOUT}/\overline{\text{DRDY}}$ pulse after the falling edge of SCLK occurs at t_{14} . The first $\text{DOUT}/\overline{\text{DRDY}}$ pulse indicates valid data.

POWER-DOWN MODE

The normal state of SCLK is LOW; however, by holding SCLK HIGH, the ADS1253 will enter power-down mode. This is accomplished by holding SCLK HIGH for at least 20 consecutive DOUT/DRDY periods (see Figure 14). After the ADS1253 circuitry detects that SCLK has been held HIGH for four consecutive DOUT/DRDY cycles, the DOUT/DRDY pin pulses LOW for one CLK cycle and then is held HIGH, and the modulator is held in a reset state. If SCLK is held HIGH for an additional 16 DOUT/DRDY periods, the ADS1253 will enter power-down mode. The part will be released from power-down mode on the falling edge of SCLK. It is important to note that the DOUT/DRDY pin is held HIGH after four DOUT/DRDY cycles, but power-down mode is not entered for an additional 16 DOUT/DRDY periods. The first DOUT/DRDY pulse after the falling edge of SCLK occurs at t_{16} and indicates valid data. Subsequent DOUT/DRDY pulses will occur normally.

SERIAL INTERFACE

The ADS1253 includes a simple serial interface that can be connected to microcontrollers and digital signal processors in a variety of ways. Communications with the ADS1253 can commence on the first detection of the DOUT/DRDY pulse after power up.

It is important to note that the data from the ADS1253 is a 24-bit result transmitted MSB-first in Offset Binary Two's Complement format, as shown in Table IV.

The data must be clocked out before the ADS1253 enters DRDY mode to ensure reception of valid data, as described in the DOUT/DRDY section of this data sheet.

DIFFERENTIAL VOLTAGE INPUT	DIGITAL OUTPUT (HEX)
+Full-Scale	7FFFFFF _H
Zero	000000 _H
-Full-Scale	800000 _H

TABLE IV. ADS1253 Data Format (Offset Binary Two's Complement).

SYMBOL	DESCRIPTION	MIN	TYP	MAX	UNITS
t_{OSC}	CLK Period	125			ns
t_{DRDY}	Conversion Cycle		$384 \cdot t_{OSC}$		ns
DRDY Mode	DRDY Mode		$36 \cdot t_{OSC}$		ns
DOUT Mode	DOUT Mode		$348 \cdot t_{OSC}$		ns
t_1	DOR Write Time		$6 \cdot t_{OSC}$		ns
t_2	DOUT/DRDY LOW Time		$6 \cdot t_{OSC}$		ns
t_3	DOUT/DRDY HIGH Time (Prior to Data Out)		$6 \cdot t_{OSC}$		ns
t_4	DOUT/DRDY HIGH Time (Prior to Data Ready)		$24 \cdot t_{OSC}$		ns
t_5	Rising Edge of CLK to Falling Edge of DOUT/DRDY			30	ns
t_6	End of DRDY Mode to Rising Edge of First SCLK	30			ns
t_7	End of DRDY Mode to Data Valid (Propagation Delay)			30	ns
t_8	Falling Edge of SCLK to Data Valid (Hold Time)	5			ns
t_9	Falling Edge of SCLK to Next Data Out Valid (Propagation Delay)			30	ns
t_{10}	SCLK Setup Time for Synchronization or Power Down	30			ns
t_{11}	DOUT/DRDY Pulse for Synchronization or Power Down		$3 \cdot t_{OSC}$		ns
t_{12}	Rising Edge of SCLK Until Start of Synchronization	$1537 \cdot CLK$		$7679 \cdot CLK$	ns
t_{13}	Synchronization Time	$0.5 \cdot CLK$		$6143.5 \cdot CLK$	ns
t_{14}	Falling Edge of CLK (After SCLK Goes LOW) Until Start of DRDY Mode		$2042.5 \cdot CLK$		ns
t_{15}	Rising Edge of SCLK Until Start of Power Down	$7681 \cdot CLK$			ns
t_{16}	Falling Edge of CLK (After SCLK Goes LOW) Until Start of DRDY Mode		$2318.5 \cdot t_{OSC}$		ns
t_{17}	Falling Edge of Last DOUT/DRDY to Start of Power Down		$6144.5 \cdot t_{OSC}$		ns
t_{18}	DOUT/DRDY High Time After MUX Change		$2043.5 \cdot t_{OSC}$		ns

TABLE III. Digital Timing.




FIGURE 11. DOUT/DRDY Partitioning.




FIGURE 12. Multiplexer Operation.




FIGURE 13. DOUT/DRDY Timing.




FIGURE 14. Synchronization Mode.




FIGURE 15. Power-Down Mode.

ISOLATION

The serial interface of the ADS1253 provides for simple isolation methods. The CLK signal can be local to the ADS1253, which then only requires two signals (SCLK and DOUT/DRDY) to be used for isolated data acquisition. The channel select signals (CHS0, CHS1) also need to be isolated unless a counter is used to auto multiplex the channels.

LAYOUT

POWER SUPPLY

The power supply must be well regulated and low noise. For designs requiring very high resolution from the ADS1253, power-supply rejection will be a concern. Avoid running digital lines under the device as they may couple noise onto the die. High-frequency noise can capacitively couple into the analog portion of the device and will alias back into the passband of the digital filter, affecting the conversion result. This clock noise will cause an offset error.

GROUNDING

The analog and digital sections of the system design should be carefully and cleanly partitioned. Each section should have its own ground plane with no overlap between them. GND should be connected to the analog ground plane, as well as all other analog grounds. Do not join the analog and digital ground planes on the board, but instead connect the two with a moderate signal trace. For multiple converters, connect the two ground planes at one location as central to all of the converters as possible. In some cases, experimentation may be required to find the best point to connect the two planes together. The printed circuit board can be designed to provide different analog/digital ground connections via short jumpers. The initial prototype can be used to establish which connection works best.

DECOUPLING

Good decoupling practices should be used for the ADS1253 and for all components in the design. All decoupling capacitors, and specifically the 0.1 μ F ceramic capacitors, should be placed as close as possible to the pin being decoupled. A 1 μ F to 10 μ F capacitor, in parallel with a 0.1 μ F ceramic capacitor, should be used to decouple V_{DD} to GND.

SYSTEM CONSIDERATIONS

The recommendations for power supplies and grounding will change depending on the requirements and specific design of the overall system. Achieving 24 bits of noise performance is a great deal more difficult than achieving 12 bits of noise performance. In general, a system can be broken up into four different stages:

- Analog Processing
- Analog Portion of the ADS1253
- Digital Portion of the ADS1253
- Digital Processing

For the simplest system consisting of minimal analog signal processing (basic filtering and gain), a microcontroller, and one clock source, one can achieve high resolution by powering all components by a common power supply. In addition, all components could share a common ground plane. Thus, there would be no distinctions between analog power and ground, and digital power and ground. The layout should still include a power plane, a ground plane, and careful decoupling. In a more extreme case, the design could include:

- Multiple ADS1253s
- Extensive Analog Signal Processing
- One or More Microcontrollers, Digital Signal Processors, or Microprocessors
- Many Different Clock Sources
- Interconnections to Various Other Systems

High resolution will be very difficult to achieve for this design. The approach would be to break the system into as many different parts as possible. For example, each ADS1253 may have its own analog processing front end.

DEFINITION OF TERMS

An attempt has been made to be consistent with the terminology used in this data sheet. In that regard, the definition of each term is given as follows:

Analog-Input Differential Voltage—for an analog signal that is fully differential, the voltage range can be compared to that of an instrumentation amplifier. For example, if both analog inputs of the ADS1253 are at 2.048V, the differential voltage is 0V. If one analog input is at 0V and the other analog input is at 4.096V, then the differential voltage magnitude is 4.096V. This is the case regardless of which input

is at 0V and which is at 4.096V. The digital-output result, however, is quite different. The analog-input differential voltage is given by the following equation:

$$+V_{IN} - (-V_{IN})$$

A positive digital output is produced whenever the analog-input differential voltage is positive, whereas a negative digital output is produced whenever the differential is negative. For example, a positive full-scale output is produced when the converter is configured with a 4.096V reference, and the analog-input differential is 4.096V. The negative full-scale output is produced when the differential voltage is -4.096V. In each case, the actual input voltages must remain within the -0.3V to +V_{DD} range.

Actual Analog-Input Voltage—the voltage at any one analog input relative to GND.

Full-Scale Range (FSR)—as with most A/D converters, the full-scale range of the ADS1253 is defined as the input that produces the positive full-scale digital output minus the input that produces the negative full-scale digital output. For example, when the converter is configured with a 4.096V reference, the differential full-scale range is:

$$[4.096V \text{ (positive full-scale)} - (-4.096V) \text{ (negative full-scale)}] = 8.192V$$

Least Significant Bit (LSB) Weight—this is the theoretical amount of voltage that the differential voltage at the analog input would have to change in order to observe a change in the output data of one least significant bit. It is computed as follows:

$$\text{LSB Weight} = \frac{\text{Full-Scale Range}}{2^N - 1} = \frac{2 \cdot V_{REF}}{2^N - 1}$$

where N is the number of bits in the digital output.

Conversion Cycle—as used here, a conversion cycle refers to the time period between DOUT/DRDY pulses.

Effective Resolution (ER)—of the ADS1253 in a particular configuration can be expressed in two different units: bits rms (referenced to output) and μVrms (referenced to input). Computed directly from the converter's output data, each is a statistical calculation based on a given number of results. Noise occurs randomly; the rms value represents a statistical measure that is one standard deviation. The ER in bits can be computed as follows:

$$\text{ER in bits rms} = \frac{20 \cdot \log\left(\frac{2 \cdot V_{REF}}{V_{rms \text{ noise}}}\right)}{6.02}$$

The $2 \cdot V_{REF}$ figure in each calculation represents the full-scale range of the ADS1253. This means that both units are absolute expressions of resolution—the performance in different configurations can be directly compared, regardless of the units.

f_{MOD}—frequency of the modulator and the frequency the input is sampled.

$$f_{MOD} = \frac{\text{CLK Frequency}}{6}$$

f_{DATA}—Data output rate.

$$f_{DATA} = \frac{f_{MOD}}{64} = \frac{\text{CLK Frequency}}{384}$$

Noise Reduction—for random noise, the ER can be improved with averaging. The result is the reduction in noise by the factor \sqrt{N} , where N is the number of averages, as shown in Table V. This can be used to achieve true 24-bit performance at a lower data rate. To achieve 24 bits of resolution, more than 24 bits must be accumulated. A 36-bit accumulator is required to achieve an ER of 24 bits. The following uses $V_{REF} = 4.096V$, with the ADS1253 outputting data at 20kHz, a 4096 point average will take 204.8ms. The benefits of averaging will be degraded if the input signal drifts during that 200ms.

N (Number of Averages)	NOISE REDUCTION FACTOR	ER IN μVrms	ER IN BITS rms
1	1	14.6 μV	19.1
2	1.414	10.3 μV	19.6
4	2	7.3 μV	20.1
8	2.82	5.16 μV	20.6
16	4	3.65 μV	21.1
32	5.66	2.58 μV	21.6
64	8	1.83 μV	22.1
128	11.3	1.29 μV	22.6
256	16	0.91 μV	23.1
512	22.6	0.65 μV	23.6
1024	32	0.46 μV	24.1
2048	45.25	0.32 μV	24.6
4096	64	0.23 μV	25.1

TABLE V. Averaging.

Revision History

DATE	REVISION	PAGE	SECTION	DESCRIPTION
9/07	B	12	Table II	Changed t_{11} from 1 • CLK to 3 • CLK.
6/06	A	11	DOUT/ $\overline{\text{DRDY}}$	Text changes to DOUT/ $\overline{\text{DRDY}}$ section.

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
ADS1253E	ACTIVE	SSOP	DBQ	16	75	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ADS 1253E	Samples
ADS1253E/2K5	ACTIVE	SSOP	DBQ	16	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ADS 1253E	Samples
ADS1253EG4	ACTIVE	SSOP	DBQ	16	75	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ADS 1253E	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.


(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

REEL DIMENSIONS



TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

TAPE AND REEL INFORMATION

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ADS1253E/2K5	SSOP	DBQ	16	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ADS1253E/2K5	SSOP	DBQ	16	2500	367.0	367.0	35.0

GENERIC PACKAGE VIEW

DBQ 16

SSOP - 1.75 mm max height

SHRINK SMALL-OUTLINE PACKAGE



Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.

4073301-2/1




DBQ0016A

PACKAGE OUTLINE

SSOP - 1.75 mm max height

SHRINK SMALL-OUTLINE PACKAGE



NOTES:


1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 inch, per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MO-137, variation AB.

EXAMPLE BOARD LAYOUT

DBQ0016A

SSOP - 1.75 mm max height

SHRINK SMALL-OUTLINE PACKAGE



LAND PATTERN EXAMPLE
SCALE:8X



SOLDER MASK DETAILS

4214846/A 03/2014

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DBQ0016A

SSOP - 1.75 mm max height

SHRINK SMALL-OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
BASED ON .005 INCH [0.127 MM] THICK STENCIL
SCALE:8X

4214846/A 03/2014

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2020, Texas Instruments Incorporated