

Data sheet acquired from Harris Semiconductor SCHS206B CD54HC4059, CD74HC4059

#### February 1998 - Revised May 2003

### Features

- Synchronous Programmable ÷N Counter N = 3 to 9999 or 15999
- Presettable Down-Counter
- Fully Static Operation
- Mode-Select Control of Initial Decade Counting Function (+10, 8, 5, 4, 2)
- Master Preset Initialization
- Latchable +N Output
- - Bus Driver Outputs ...... 15 LSTTL Loads
- Wide Operating Temperature Range .... -55°C to 125°C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- HC Types
  - 2V to 6V Operation
  - High Noise Immunity: N<sub>IL</sub> = 30%, N<sub>IH</sub> = 30% of V<sub>CC</sub> at V<sub>CC</sub> = 5V

### Applications

- Communications Digital Frequency Synthesizers; VHF, UHF, FM, AM, etc.
- · Fixed or Programmable Frequency Division
- "Time Out" Timer for Consumer-Application Industrial Controls

### Ordering Information

PART NUMBER	TEMP. RANGE ( <sup>o</sup> C)	PACKAGE
CD54HC4059F3A	-55 to 125	24 Ld CERDIP
CD74HC4059E	-55 to 125	24 Ld PDIP
CD74HC4059M96	-55 to 125	24 Ld SOIC

NOTE: When ordering, use the entire part number. The suffix 96 denotes tape and reel.

# High-Speed CMOS Logic CMOS Programmable Divide-by-N Counter

### Description

The 'HC4059 are high-speed silicon-gate devices that are pin-compatible with the CD4059A devices of the CD4000B series. These devices are divide-by-N down-counters that can be programmed to divide an input frequency by any number "N" from 3 to 15,999. The output signal is a pulse one clock cycle wide occurring at a rate equal to the input frequency divide by N. The down-counter is preset by means of 16 jam inputs.

The three Mode-Select Inputs  ${\sf K}_a,\,{\sf K}_b$  and  ${\sf K}_c$  determine the modulus ("divide-by" number) of the first and last counting sections in accordance with the truth table. Every time the first (fastest) counting section goes through one cycle, it reduces by 1 the number that has been preset (jammed) into the three decades of the intermediate counting section an the last counting section, which consists of flip-flops that are not needed for opening the first counting section. For example, in the ÷2 mode, only one flip-flop is needed in the first counting section. Therefore the last counting section has three flip-flops that can be preset to a maximum count of seven with a place value of thousands. If ÷10 is desired for the first section, K<sub>a</sub> is set "high",  $K_b$  "high" and  $K_c$  "low". Jam inputs J1, J2, J3, and J4 are used to preset the first counting section and there is no last counting section. The intermediate counting section consists of three cascaded BCD decade (÷10) counters presettable by means of Jam Inputs J5 through J16.

The Mode-Select Inputs permit frequency-synthesizer channel separations of 10, 12.5, 20, 25 or 50 parts. These inputs set the maximum value of N at 9999 (when the first counting section divides by 5 or 10) or 15,999 (when the first counting section divides by 8, 4, or 2).

The three decades of the intermediate counter can be preset to a binary 15 instead of a binary 9, while their place values are still 1, 10, and 100, multiplied by the number of the  $\div$ N mode. For example, in the  $\div$ 8 mode, the number from which counting down begins can be preset to:

3rd Decade	1500
2nd Decade	150
1st Decade	15
Last Counting Section	1000

The total of these numbers (2665) times 8 equals 12,320. The first counting section can be preset to 7. Therefore, 21,327 is the maximum possible count in the  $\div$ 8 mode.

The highest count of the various modes is shown in the Extended Counter Range column. Control inputs  $K_b$  and  $K_c$  can be used to initiate and lock the counter in the "master preset" state. In this condition the flip-flops in the counter are preset in accordance with the jam inputs and the counter remains in that state as long as  $K_b$  and  $K_c$  both remain low. The counter begins to count down from the preset state when a counting mode other than the master preset mode is selected.

CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures.


Copyright © 2003, Texas Instruments Incorporated

The counter should always be put in the master preset mode before the  $\div$ 5 mode is selected. Whenever the master preset mode is used, control signals K<sub>b</sub> = "low" and K<sub>c</sub> = "low" must be applied for at least 3 full clock pulses.


After Preset Mode inputs have been changed to one of the  $\div$  modes, the next positive-going clock transition changes an internal flip-flop so that the countdown can begin at the second positive-going clock transition. Thus, after an MP (Master Preset) mode, there is always one extra count before the output goes high. Figure 1 illustrates a total count of 3 ( $\div$ 8 mode). If the Master Preset mode is started two clock cycles or less before an output pulse, the output pulse will appear at the time due. If the Master Preset Mode is not used, the counter jumps back to the "Jam" count when the output pulse appears.

A "high" on the Latch Enable input will cause the counter output to remain high once an output pulse occurs, and to remain in the high state until the latch input returns to "low". If the Latch Enable is "low", the output pulse will remain high for only one cycle of the clock-input signal.

#### Pinout



## Functional Diagram



TRUTH TABLE

									COUNT	ER RANGE
MODE	SELECT	INPUT	FIRST C		ECTION	LAST C	OUNTING SE	DESIGN	EXTENDED	
К <sub>а</sub>	К <sub>b</sub>	K <sub>c</sub>	MODE DIVIDES-BY	CAN BE PRESET TO A MAX OF:	(NOTE 1) JAM INPUTS USED:	MODE DIVIDES-BY	CAN BE PRESET TO A MAX OF:	(NOTE 1) JAM INPUTS USED:	МАХ	МАХ
н	Н	Н	2	1	J1	8	7	J2, J3, J4	15,999	17,331
L	Н	Н	4	3	J1, J2	4	3	J3, J4	15,999	18,663
Н	L	Н	5 (Note 2)	4	J1, J2, J3	2	1	J4	9,999	13,329
L	L	Н	8	7	J1, J2, J3	2	1	J4	15,999	21,327
Н	Н	L	10	9	J1, J2, J3, J4	1	0	-	9,999	16,659
Х	L	L		Master Prese	t		Master Preset		-	-

X = Don't care NOTES:

1. J1 = Least Significant Bit. J4 = Most Significant Bit.

2. Operation in the 5mode (1st counting section) requires going through the Master Preset mode prior to going into the 5mode. At power turn-on, Kc must be "low" for a period of 3 input clock pulses after VCC reaches a minimum of 3V.

(EQ. 1)

#### How to Preset the HC/HCT4059 to Desired +N

The value N is determined as follows:

N = (MODE†) (1000 x Decade 5 Preset + 100 x Decade 4 Preset + 10 x Decade 3 Preset + 1 x Decade 2 Preset) + Decade 1 Preset

† MODE = First counting section divider (10, 8, 5, 4 or 2)

To calculate preset values for any N count, divide the N count by the Mode. The resultant is the corresponding preset values of the 5th through 2nd decade with the remainder being equal to the 1st decade value.

Preset Value =  $\frac{N}{Mode}$  (EQ. 2)

N = 8479, Mode = 5

Example:

 $\frac{\text{Mode Select} = 5}{K_a \quad K_b \quad K_c} \\ H \quad L \quad H$ 


1695 + 4 (Preset Values) 5 | 8479

Mode

					Program	Jam Inp	uts (B	CD)					
	4		1	5				9			(	5	
_			$\sim$	^		_		<u>^</u>		<u> </u>		<u> </u>	<b></b>
J1	J2	J3	J4	J5 J6 、	J7 J8	J9	J10	J11	J12	J13	J14	J15	J16
L	L	н	н	ΗL	ΗL	н	L	L	н	L	н	н	L

NOTE: To verify the results, use Equation 1: N = 5 (1000 x 1 + 100 x 6 + 10 x 9 + 1 x 5) + 4

N = 8479



### **Absolute Maximum Ratings**

DC Supply Voltage, V_CC $\ldots$ -0.5V to 7V
DC Input Diode Current, I <sub>IK</sub>
For V <sub>I</sub> < -0.5V or V <sub>I</sub> > V <sub>CC</sub> + 0.5V±20mA
DC Output Diode Current, I <sub>OK</sub>
For $V_0 < -0.5V$ or $V_0 > V_{CC} + 0.5V$
DC Output Source or Sink Current per Output Pin, IO
For $V_{O} > -0.5V$ or $V_{O} < V_{CC} + 0.5V$ ±25mA
DC V <sub>CC</sub> or Ground Current, I <sub>CC</sub> ±50mA

### **Operating Conditions**

Temperature Range, T <sub>A</sub>	55 <sup>0</sup> C to 125 <sup>0</sup> C
Supply Voltage Range, V <sub>CC</sub>	
DC Input or Output Voltage, V <sub>I</sub> , V <sub>O</sub>	$\dots \dots \dots \dots \dots \dots \dots 0V$ to $V_{CC}$
Input Rise and Fall Time	
2V	1000ns (Max)
4.5V	500ns (Max)
6V	400ns (Max)

### **Thermal Information**

Thermal Resistance (Typical)	θ <sub>JA</sub> ( <sup>o</sup> C/W)
E (PDIP) Package (Note 3)	. 67
M (SOIC) Package (Note 4)	. 46
Maximum Junction Temperature (Hermetic Package or	<sup>·</sup> Die) 175 <sup>0</sup> C
Maximum Junction Temperature (Plastic Package) .	
Maximum Storage Temperature Range	-65 <sup>0</sup> C to 150 <sup>0</sup> C
Maximum Lead Temperature (Soldering 10s)	

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

#### NOTES:

3. The package thermal impedance is calculated in accordance with JESD 51-3.

4. The package thermal impedance is calculated in accordance with JESD 51-7.

## **DC Electrical Specifications**

			ST ITIONS	V <sub>CC</sub>		25 <sup>0</sup> C		-40 <sup>0</sup> C 1	O 85 <sup>0</sup> C	-55 <sup>0</sup> С Т	O 125 <sup>0</sup> C	
PARAMETER	SYMBOL	V <sub>I</sub> (V)	I <sub>O</sub> (mA)	(V)	MIN	ТҮР	MAX	MIN	MAX	MIN	MAX	
High Level Input	V <sub>IH</sub>	-	-	2	1.5	-	-	1.5	-	1.5	-	V
Voltage				4.5	3.15	-	-	3.15	-	3.15	-	V
				6	4.2	-	-	4.2	-	4.2	-	V
Low Level Input	VIL	-	-	2	-	-	0.5	-	0.5	-	0.5	V
Voltage				4.5	-	-	1.35	-	1.35	-	1.35	V
				6	-	-	1.8	-	1.8	-	1.8	V
High Level Output	V <sub>OH</sub>	V <sub>IH</sub> or	-0.02	2	1.9	-	-	1.9	-	1.9	-	V
Voltage CMOS Loads		VIL	-0.02	4.5	4.4	-	-	4.4	-	4.4	-	V
			-0.02	6	5.9	-	-	5.9	-	5.9	-	V
High Level Output			-	-	-	-	-	-	-	-	-	V
Voltage TTL Loads			-4	4.5	3.98	-	-	3.84	-	3.7	-	V
			-5.2	6	5.48	-	-	5.34	-	5.2	-	V
Low Level Output	V <sub>OL</sub>	V <sub>IH</sub> or V <sub>IL</sub>	0.02	2	-	-	0.1	-	0.1	-	0.1	V
Voltage CMOS Loads			0.02	4.5	-	-	0.1	-	0.1	-	0.1	V
			0.02	6	-	-	0.1	-	0.1	-	0.1	V
Low Level Output			-	-	-	-	-	-	-	-	-	V
Voltage TTL Loads			4	4.5	-	-	0.26	-	0.33	-	0.4	V
			5.2	6	-	-	0.26	-	0.33	-	0.4	V
Input Leakage Current	lı	V <sub>CC</sub> or GND	-	6	-	-	±0.1	-	±1	-	±1	μA
Quiescent Device Current	ICC	V <sub>CC</sub> or GND	0	6	-	-	8	-	80	-	160	μA

## Prerequisite for Switching Specifications


			25°C			-40	°C TO 8	5°C	-55 <sup>0</sup>			
PARAMETER	SYMBOL	V <sub>CC</sub> (V)	MIN	TYP	MAX	MIN	ТҮР	MAX	MIN	ТҮР	MAX	UNITS
Pulse Width CP	t <sub>W</sub>	2	90	-	-	115	-	-	135	-	-	ns
		4.5	18	-	-	23	-	-	27	-	-	ns
		6	15	-	-	20	-	-	23	-	-	ns
Setup Time	ts∪	2	75	-	-	95	-	-	110	-	-	ns
К <sub>b</sub> , К <sub>c</sub> to CP		4.5	15	-	-	19	-	-	22	-	-	ns
		6	13	-	-	16	-	-	19	-	-	ns
CP Frequency	f <sub>MAX</sub>	2	5	-	-	4	-	-	4	-	-	MHz
		4.5	27	-	-	22	-	-	18	-	-	MHz
		6	32	-	-	26	-	-	21	-	-	MHz

Switching Specifications Input  $t_r$ ,  $t_f = 6ns$ 

		TEST V <sub>CC</sub>			25 <sup>0</sup> C		-40 <sup>0</sup> C T	O 85ºC	-55°C T		
PARAMETER	SYMBOL	CONDITIONS	(V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
Propagation Delay,	t <sub>PLH</sub> , t <sub>PHL</sub>	$C_L = 50 pF$	2	-	-	200	-	250	-	300	ns
CP to Q			4.5	-	-	40	-	50	-	60	ns
			6	-	-	34	-	43	-	51	ns
		C <sub>L</sub> = 15pF	5	-	17	-	-	-	-	-	ns
Propagation Delay,	t <sub>PLH</sub> , t <sub>PHL</sub>	C <sub>L</sub> = 50pF	2	-	-	175	-	220	-	265	ns
LE to Q			4.5	-	-	35	-	44	-	53	ns
			6	-	-	30	-	37	-	45	ns
		C <sub>L</sub> = 15pF	5	-	14	-	-	-	-	-	ns
Output Transition Time	t <sub>THL</sub> , t <sub>TLH</sub>	C <sub>L</sub> = 50pF	2	-	-	75	-	95	-	110	ns
			4.5	-	-	15	-	19	-	22	ns
			6	-	-	13	-	16	-	19	ns
CP Frequency	f <sub>MAX</sub>	C <sub>L</sub> = 15pF	5	-	54	-	-	-	-	-	MHz
Input Capacitance	Cl	-	-	-	-	10	-	10	-	10	pF
Power Dissipation Capacitance (Notes 5, 6)	C <sub>PD</sub>	-	5	-	36	-	-	-	-	-	pF

NOTES:

5.  $C_{PD}$  is used to determine the dynamic power consumption, per package. 6.  $P_D = C_{PD} V_{CC}^2 f_i + \Sigma C_L V_{CC}^2 f_0$  where  $f_i$  = input frequency,  $f_0$  = output frequency,  $C_L$  = output load capacitance,  $V_{CC}$  = supply voltage.





6-Feb-2020

# PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
CD74HC4059M96	ACTIVE	SOIC	DW	24	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC4059M	Samples
CD74HC4059M96G4	ACTIVE	SOIC	DW	24	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC4059M	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

PACKAGE OPTION ADDENDUM

6-Feb-2020

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

## TAPE AND REEL INFORMATION





# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD74HC4059M96	SOIC	DW	24	2000	330.0	24.4	10.75	15.7	2.7	12.0	24.0	Q1

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

14-Feb-2019



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD74HC4059M96	SOIC	DW	24	2000	350.0	350.0	43.0

DW (R-PDSO-G24)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013 variation AD.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated