- Controlled Baseline
 One Assembly/Test Site, One Fabrication
- Site

 Extended Temperature Performance of
- -55°C to 125°C
- Enhanced Diminishing Manufacturing Sources (DMS) Support
- Enhanced Product-Change Notification
- Qualification Pedigree[†]
- EPIC[™] (Enhanced-Performance Implanted CMOS) Process
- Inputs Are TTL-Voltage Compatible
- Designed Specifically for High-Speed Memory Decoders and Data-Transmission Systems

[†] Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.

description/ordering information

- Incorporates Three Enable Inputs to Simplify Cascading and/or Data Reception
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds 2000 V Per MIL-STD-833, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)

D OR PW PACKAGE (TOP VIEW)										
A [1	Ο	16	V _{CC}						
B [2		15	Y0						
C [3		14	Y1						
G2A [4		13	Y2						
G2B [5		12	Y3						
G1 [6		11	Y4						
Y7 [7		10	Y5						
GND [8		9	Y6						

The SN74AHCT138 3-line to 8-line decoder/demultiplexer is designed to be used in high-performance memory-decoding and data-routing applications that require very short propagation-delay times. In high-performance memory systems, this decoder can be used to minimize the effects of system decoding. When employed with high-speed memories utilizing a fast enable circuit, the delay times of this decoder and the enable time of the memory usually are less than the typical access time of the memory. This means that the effective system delay introduced by the decoder is negligible.

The conditions at the binary-select inputs and the three enable inputs select one of eight output lines. Two active-low and one active-high enable inputs reduce the need for external gates or inverters when expanding. A 24-line decoder can be implemented without external inverters and a 32-line decoder requires only one inverter. An enable input can be used as a data input for demultiplexing applications.

ТА	PACK	AGE‡	ORDERABLE PART NUMBER	TOP-SIDE MARKING
–55°C to 125°C	SOIC – D	Tape and reel	SN74AHCT138MDREP	AHCT138MEP
-55 0 10 125 0	TSSOP – PW	Tape and reel	SN74AHCT138MPWREP	AT138EP

ORDERING INFORMATION

[‡] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



SCLS491 - JUNE 2003

					F	UNCTIO	N TABL	.E					
ENA	BLE INF	PUTS	SEL	ECT INP	UTS	OUTPUTS							
G1	G2A	G2B	С	В	Α	Y0	Y1	Y2	Y3	Y4	Y5	Y6	Y7
Х	Н	Х	Х	Х	Х	Н	Н	Н	Н	Н	Н	Н	Н
х	Х	н	Х	Х	Х	н	Н	н	Н	Н	Н	Н	н
L	х	Х	Х	Х	Х	н	Н	Н	Н	Н	Н	Н	н
н	L	L	L	L	L	L	Н	н	Н	Н	Н	Н	н
н	L	L	L	L	Н	н	L	н	Н	Н	Н	Н	н
н	L	L	L	Н	L	н	Н	L	Н	Н	Н	Н	н
н	L	L	L	Н	Н	н	Н	н	L	Н	Н	Н	н
н	L	L	Н	L	L	н	Н	н	Н	L	Н	Н	н
н	L	L	н	L	Н	н	Н	Н	Н	Н	L	Н	н
н	L	L	н	Н	L	н	Н	Н	Н	Н	Н	L	н
н	L	L	н	Н	Н	н	Н	Н	Н	Н	Н	Н	L

logic symbols (alternatives)[†]




[†] These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



SCLS491 - JUNE 2003

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	
Input voltage range, V _I (see Note 1)	
Output voltage range, V _O (see Note 1)	–0.5 V to V _{CC} + 0.5 V
Input clamp current, I _{IK} (V _I < 0)	–20 mA
Output clamp current, I_{OK} (V _O < 0 or V _O > V _{CC})	±20 mA
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$	±25 mA
Continuous current through V _{CC} or GND	±75 mA
Package thermal impedance, θ_{JA} (see Note 2): D package	
PW package	108°C/W
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51-7.



SCLS491 - JUNE 2003

recommended operating conditions (see Note 3)

		MIN	MAX	UNIT
Vcc	Supply voltage	4.5	5.5	V
VIH	High-level input voltage	2		V
VIL	Low-level input voltage		0.8	V
VI	Input voltage	0	5.5	V
Vo	Output voltage	0	VCC	V
ЮН	High-level output current		-8	mA
IOL	Low-level output current		8	mA
$\Delta t/\Delta v$	Input transition rise or fall rate		20	ns/V
Τ _Α	Operating free-air temperature	-55	125	°C

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	Vee	Т	4 = 25°C	;	MIN	MAX	UNIT
FARAMETER	TEST CONDITIONS	Vcc	MIN	TYP	MAX	IVIIIN	IVIAA	
Veu	I _{OH} = -50 μA	4.5 V	4.4	4.5		4.4		V
VOH	$I_{OH} = -8 \text{ mA}$	4.5 V	3.94			3.8		V
Ve	I _{OL} = 50 μA	4.5 V			0.1		0.1	V
V _{OL}	I _{OL} = 8 mA	4.5 V			0.36		0.5	v
lj	$V_{I} = 5.5 V \text{ or GND}$	0 V to 5.5 V			±0.1		±1	μA
ICC	$V_{I} = V_{CC} \text{ or } GND,$ $I_{O} = 0$	5.5 V			4		40	μA
∆ICC‡	One input at 3.4 V, Other inputs at V _{CC} or GND	5.5 V			1.35		1.5	mA
Ci	$V_{I} = V_{CC} \text{ or } GND$	5 V		2	10			pF


[†] This is the increase in supply current for each input at one of the specified TTL voltage levels, rather than 0 V or V_{CC}.

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	LOAD	Т	ק = 25°C	;	MIN	МАХ	UNIT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	IVIIIN	IVIAA	UNIT
^t PLH	A, B, C	Any Y	C _I = 15 pF		7.6	10.4	1	12	ns
^t PHL	А, В, С	Ally I			7.6	10.4	1	12	115
^t PLH	G1	Any Y	C _L = 15 pF		6.6	9.1	1	10.5	ns
^t PHL	91	Ally I	0L = 15 pr		6.6	9.1	1	10.5	115
^t PLH	G2A, G2B	Any Y	C _L = 15 pF		7	9.6	1	11	ns
^t PHL	GZA, GZB	Ally I	OL = 15 pr		7	9.6	1	11	115
^t PLH	A, B, C	Any Y			8.1	11.4	1	13	ns
^t PHL	А, В, С	Ally I	C _L = 50 pF		8.1	11.4	1	13	ns
^t PLH	G1	Any Y	C _I = 50 pF		7.1	10.1	1	11.5	ns
^t PHL	5				7.1	10.1	1	11.5	115
^t PLH	G2A, G2B	Any Y	$C_{\rm L} = 50 \rm pE$		7.5	10.6	1	12	20
^t PHL	GZA, GZD		C _L = 50 pF		7.5	10.6	1	12	ns



SCLS491 - JUNE 2003



NOTES: A. C₁ includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_f \leq 3 ns, t_f \leq 3 ns.


D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



SCLS491 - JUNE 2003









SCLS491 - JUNE 2003




Figure 3. 32-Bit Decoding Scheme





6-Feb-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74AHCT138MDREP	ACTIVE	SOIC	D	16	2500	Green (RoHS	NIPDAU	Level-1-260C-UNLIM	-55 to 125	AHCT138MEP	Samples
SN74AHCT138MPWREP	ACTIVE	TSSOP	PW	16	2000	& no Sb/Br) Green (RoHS	NIPDAU	Level-1-260C-UNLIM	-55 to 125	AT138EP	Samples
V62/03655-01XE	ACTIVE	TSSOP	PW	16	2000	& no Sb/Br) Green (RoHS	NIPDAU	Level-1-260C-UNLIM	-55 to 125	AT138EP	
				-		& no Sb/Br)					Samples
V62/03655-01YE	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-55 to 125	AHCT138MEP	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



www.ti.com

6-Feb-2020

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74AHCT138-EP :

• Catalog: SN74AHCT138

• Military: SN54AHCT138

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION


www.ti.com

TAPE AND REEL INFORMATION

REEL DIMENSIONS

Texas Instruments





TAPE AND REEL INFORMATION

TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AHCT138MDREP	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74AHCT138MPWREP	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

14-Jul-2012



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AHCT138MDREP	SOIC	D	16	2500	333.2	345.9	28.6
SN74AHCT138MPWREP	TSSOP	PW	16	2000	367.0	367.0	35.0

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated