



12-Bit, 200kHz, *micro*Power Sampling ANALOG-TO-DIGITAL CONVERTER

FEATURES

- 200kHz Sampling Rate
- microPower:

 1.6mW at 200kHz
 0.54mW at 75kHz
 0.06mW at 7.5kHz
- Power Down: 3µA max
- Mini-DIP-8, SO-8, and MSOP-8 Packages
- Pseudo-Differential Input
- Serial Interface

APPLICATIONS


- Battery-Operated Systems
- Remote Data Acquisition
- Isolated Data Acquisition
- Simultaneous Sampling, Multichannel Systems

DESCRIPTION

The ADS7822 is a 12-bit sampling analog-to-digital (A/D) converter with ensured specifications over a 2.7V to 5.25V supply range. It requires very little power even when operating at the full 200kHz rate. At lower conversion rates, the high speed of the device enables it to spend most of its time in the power-down mode—the power dissipation is less than 60µW at 7.5kHz.

The ADS7822 also features operation from 2.0V to 5V, a synchronous serial interface, and a pseudo-differential input. The reference voltage can be set to any level within the range of 50mV to $V_{\rm CC}$.

Ultra low power and small size make the ADS7822 ideal for battery-operated systems. It is also a perfect fit for remote data-acquisition modules, simultaneous multichannel systems, and isolated data acquisition. The ADS7822 is available in a plastic mini-DIP-8, an SO-8, or an MSOP-8 package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ORDERING INFORMATION(1)

PRODUCT	MAXIMUM INTEGRAL LINEARITY ERROR (LSB)	MAXIMUM DIFFERENTIAL LINEARITY ERROR (LSB)	PACKAGE- LEAD	PACKAGE DESIGNATOR	SPECIFIED TEMPERATURE RANGE PACKAGE MARKING ⁽²⁾		ORDERING NUMBER	TRANSPORT MEDIA, QUANTITY
ADS7822E	±2	+2	MSOP-8	DGK	-40°C to +85°C	A22	ADS7822E/250	Tape and Reel, 250
ADOTOZZE	12	12	WOOI -0	DOK	-40 C to 400 C	NZZ	ADS7822E/2K5	Tape and Reel, 2500
ADS7822EB	.4	±1	MSOP-8	DGK	-40°C to +85°C	A22	ADS7822EB/250	Tape and Reel, 250
ADS/822EB	±1	±I	MSOP-8	DGK	-40°C 10 +65°C	AZZ	ADS7822EB/2K5	Tape and Reel, 2500
10000000		0.75		501	v 4000 - 0000 400		ADS7822EC/250	Tape and Reel, 250
ADS7822EC	±0.75	±0.75	MSOP-8	DGK	-40°C to +85°C	A22	ADS7822EC/2K5	Tape and Reel, 2500
ADS7822P	±2	±2	Plastic DIP-8	Р	-40°C to +85°C	ADS7822P	ADS7822P	Rails, 50
ADS7822PB	±1	±1	Plastic DIP-8	Р	-40°C to +85°C	ADS7822PB	ADS7822PB	Rails, 50
ADS7822PC	±0.75	±0.75	Plastic DIP-8	Р	-40°C to +85°C	ADS7822PC	ADS7822PC	Rails, 50
							ADS7822U	Rails, 100
ADS7822U	±2	±2	SO-8	D	-40°C to +85°C	ADS7822U	ADS7822U/2K5	Tape and Reel, 2500
							ADS7822UB	Rails, 100
ADS7822UB	±1	±1	SO-8	D	-40°C to +85°C	ADS7822UB	ADS7822UB/2K5	Tape and Reel, 2500
							ADS7822UC	Rails, 100
ADS7822UC	±0.75	±0.75	SO-8	D	-40°C to +85°C	ADS7822UC	ADS7822UC/2K5	Tape and Reel, 2500

⁽¹⁾ For the most current package and ordering information, see the Package Option Addendum located at the end of this data sheet, or see the TI website at www.ti.com.

ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range (unless otherwise noted)

	ADS7822	UNIT
V _{CC}	+6	V
Analog input	-0.3 to V _{CC} + 0.3	V
Logic input	-0.3 to 6	V
Case temperature	+100	°C
Junction temperature	+150	°C
Storage temperature	+125	°C
External reference voltage	+5.5	V

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum rated conditions for extended periods may affect device reliability.

Submit Documentation Feedback

⁽²⁾ Performance grade information is marked on the reel.



ELECTRICAL CHARACTERISTICS: +V_{CC} = +2.7V

 $At -40^{\circ}C \ to \ +85^{\circ}C, \ +V_{CC} = +2.7V, \ V_{REF} = +2.5V, \ f_{SAMPLE} = 75kHz, \ and \ f_{CLK} = 16 \times f_{SAMPLE}, \ unless \ otherwise \ noted.$

PARAM	FTER	TEST CONDITIONS		ADS7822			ADS7822B			ADS7822C		UNIT
FARAM	LILK	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	ONIT
ANALOG INPU	Т											
Full-scale input	span	+ln – (–ln)	0		V_{REF}	0	·	V_{REF}	0		V_{REF}	V
Absolute input r	ango	+In – GND	-0.2		V _{CC} + 0.2	-0.2		V _{CC} + 0.2	-0.2		V _{CC} + 0.2	V
Absolute input r	ange	-In - GND	-0.2		+1.0	-0.2		+1.0	-0.2		+1.0	V
Capacitance				25			25			25		pF
Leakage current	İ			±1			±1			±1		μA
SYSTEM PERF	ORMANCE											
Resolution				12			12			12		Bits
No missing code	es		11			12	•		11			Bits
Integral linearity	error		-2	±0.5	+2	-1	±0.5	+1	-0.75	±0.25	+0.75	LSB ⁽¹⁾
Differential linea	rity error		-2	±0.5	+2	-1	±0.5	+1	-0.75	±0.25	+0.75	LSB
Offset error			-3		+3	-3	•	+3	-1		+1	LSB
Gain error			-3		+3	-3	·	+3	-1		+1	LSB
Noise				33			33			33		μVrms
Power-supply re	jection			82			82			82		dB
SAMPLING DY	NAMICS	1					,					1
Conversion time	1				12			12			12	Clk Cycles
Acquisition time			1.5			1.5			1.5			Clk Cycles
Throughput rate					75			75			75	kHz
DYNAMIC CHA	RACTERISTI	cs						I				I.
Total harmonic	distortion	V _{IN} = 2.5V _{PP} at 1kHz		-82			-82			-82		dB
SINAD		V _{IN} = 2.5V _{PP} at 1kHz		71			71			71		dB
Spurious-free dy	namic range	V _{IN} = 2.5V _{PP} at 1kHz		86			86			86		dB
REFERENCE O	UTPUT	1			Ш.			L				ı
Voltage range			0.05		V _{CC}	0.05	•	V _{cc}	0.05		V _{cc}	V
		CS = GND, f _{SAMPLE} = 0Hz		5			5			5		GΩ
Resistance		CS = V _{CC}		5			5			5		GΩ
		At code 710h		8	40		8	40		8	40	μA
Current drain		f _{SAMPLE} = 7.5kHz		0.8			0.8			0.8		μA
		CS = V _{CC}		0.001	3		0.001	3		0.001	3	μA
DIGITAL INPUT	/OUTPUT				-		······································					1
Logic family				CMOS			CMOS			CMOS		
	V _{IH}	I _{IH} = +5μA	2.0		5.5	2.0		5.5	2.0		5.5	V
	V _{IL}	I _{IL} = +5μA	-0.3		0.8	-0.3		0.8	-0.3		0.8	V
Logic levels	V _{OH}	I _{OH} = -250μA	2.1			2.1			2.1			V
	V _{OL}	I _{OL} = 250μA			0.4			0.4			0.4	V
Data format	<u> </u>		Str	aight Binar		St	raight Bina		S	traight Bina		
POWER-SUPPI	Y REQUIRE	MENTS	1	-			-			-		1
		Specified performance	2.7		3.6	2.7		3.6	2.7		3.6	V
V _{CC}		See Notes (2) and (3)	2.0		2.7	2.0		2.7	2.0		2.7	V
		See Note (3)	2.7		3.6	2.7		3.6	2.7		3.6	V
		f _{SAMPLE} = 7.5kHz ⁽⁴⁾⁽⁵⁾		20			20			20		μA
Quienscent current		$f_{SAMPLE} = 75kHz^{(5)}$		200	325		200	325		200	325	μA
Power down		CS = V _{CC}			3			3			3	
TEMPERATUR	E RANGE	• • • • • • • • • • • • • • • • • •			-		 -	3				Par .
Specified perfor			-40		+85	-40		+85	-40		+85	°C

- LSB means least significant bit. With V_{REF} equal to +2.5V, one LSB is 0.61mV.
 The maximum clock rate of the ADS7822 is less than 1.2MHz in this power-supply range.
 See the Typical Characteristics for more information.
 f_{CLK} = 1.2MHz, S = V_{CC} for 145 clock cycles out of every 160.
 See the Power Dissipation section for more information regarding lower sample rates.



ELECTRICAL CHARACTERISTICS: +V_{CC} = +5V

 $At -40^{\circ}C \ to \ +85^{\circ}C, \ +V_{CC} = +5V, \ V_{REF} = +5V, \ f_{SAMPLE} = 200kHz, \ and \ f_{CLK} = 16 \times f_{SAMPLE}, \ unless \ otherwise \ noted.$


ANALOG INPUT	UNIT		ADS7822B			ADS7822		TEST CONDITIONS	TED	PARAMETER	
Full-scale input spar	UNII	MAX	TYP	MIN	MAX	TYP	MIN	TEST CONDITIONS	IIEK	PARAIVI	
Absolute input any 4 in − GND										ANALOG INPUT	
Absolute pour langer Pour In GND Pour	F V	V_{REF}		0	V_{REF}		0	+ln – (–ln)	n	Full-scale input spa	
Fine	2 V	V _{CC} + 0.2		-0.2	V _{CC} + 0.2		-0.2	+In – GND		Abarbata iranat aran	
Leakage current Variable PERFORMANCE 11 12 14	V	+1.0		-0.2	+1.0		-0.2	-In - GND	е	Absolute input rang	
Resolution Resolution 12	pF		25			25				Capacitance	
Resolution 12	μA		±1			±1				Leakage current	
No missing coded					l .				MANCE	SYSTEM PERFOR	
Integral linearity error	Bits		12			12				Resolution	
Differential linearity error 3.0.8 3.1 3.0.5 4.1	Bits			12			11			No missing codes	
Offset error -3 +3 -3 +3 Gain error -4 +4 -3 +3 Noise 33 33 33 Power-supply rejection 70 70 70 SAMPLING DYNAMICS Conversion time 1.5 1.5 1.5 Acquisition time 1.5 1.5 1.5 Throughput rate 200 200 200 DYNAMIC CHARACTERISTICS Total harmonic distortion V _{IN} = 5V _{PP} at 10kHz 71 72	I LSB ⁽¹⁾	+1		-1	+2		-2		or	Integral linearity en	
Offset error 0.3 4.3 -3 4.3 Cain error 4 4.4 -3 4.3 Noise 5 3.3 3.3 8.2 Power-supply rejection 70 70 70 SAMPLING DYNAMICS Conversion time 1.5 1.5 1.5 Acquisition time 1.5 1.5 1.5 Throughput rate 1.6 2.00 2.00 DYNAMIC CHARACTERISTICS Throughput rate 7.8 1.5 3.0 2.00 DYNAMIC CHARACTERISTICS Throughput rate 7.8 1.5 3.0 7.0 2.00 2.00 3.0 7.0 3.0 3.0 3.0 3.0 3.0 3.0 3.0 3.0 3.0 3.0 3.0 <td>I LSB</td> <td>+1</td> <td>±0.5</td> <td>-1</td> <td></td> <td>±0.8</td> <td></td> <td></td> <td>error</td> <td>Differential linearity</td>	I LSB	+1	±0.5	-1		±0.8			error	Differential linearity	
Noise 33 33 33 Power-supply rejection 70 70 70 SAMPLING DYNAMICS Conversion time 12 12 12 Conversion time 1.5 1.5 1.5 Throughput rate 200 200 200 DYNAMIC CHARACTERISTICS Total harmonic distortion V _{RI} = 5V _{pp} at 10kHz 78 78 78 SINAD V _{RI} = 5V _{pp} at 10kHz 71 71 71 71 Specified dynamic range V _{RI} = 5V _{pp} at 10kHz 79 79 79 REFERENCE OUTPUT Voltage range See Supp at 10kHz 70 0.05 V _{CO} Resistance CS = GND, f _{SAMPLE} = 0Hz 5 5 5 5 CEFERENCE OUTPUT At code 710h 40 100 40 100 Curient drain ES = GND, f _{SAMPLE} = 0Hz 5 5 5 5 Coligic Invest Logic Family <td rowsp<="" td=""><td>B LSB</td><td>+3</td><td></td><td>-3</td><td>+3</td><td></td><td>-3</td><td></td><td></td><td>Offset error</td></td>	<td>B LSB</td> <td>+3</td> <td></td> <td>-3</td> <td>+3</td> <td></td> <td>-3</td> <td></td> <td></td> <td>Offset error</td>	B LSB	+3		-3	+3		-3			Offset error
Power-supply rejection Power-supply reje	B LSB	+3		-3	+4		-4			Gain error	
SAMPLING DYNAMICS	μVrms		33			33				Noise	
Conversion time 12 12 Acquisition time 1.5 1.5 Throughput rate 200 200 DYNAMIC CHARACTERISTICS Total harmonic distortion V _N = 5V _{sp} at 10kHz -78 -78 -78 SINAD V _N = 5V _{sp} at 10kHz 71 71 71 Specified dynamic range V _N = 5V _{sp} at 10kHz 79 79 REFERENCE OUTPUT Voltage range 0.05 V _{CC} 0.05 V _{CC} Resistance CS = GND, f _{SAMPLE} = 0Hz 5 5 5 5 Resistance At code 710h 40 100 40 100 40 100 40 100 40 100 40 100 40 100 40 100 40 100 40 100 40 100 40 100 40 100 40 100 40 100 40 10 40 10 40 10 <td>dB</td> <td></td> <td>70</td> <td></td> <td></td> <td>70</td> <td></td> <td></td> <td>tion</td> <td>Power-supply reject</td>	dB		70			70			tion	Power-supply reject	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $									MICS	SAMPLING DYNA	
$ \begin{array}{ c c c c c } \hline \text{Throughput rate} & 200 & 200 \\ \hline \textbf{DYNAMIC CHARACTERISTICS} \\ \hline \hline \textbf{Total harmonic distortion} & V_{\text{IN}} = 5V_{\text{PP}} \text{ at 10kHz} & -78 & -78 & -78 \\ \hline \textbf{SINAD} & V_{\text{IN}} = 5V_{\text{PP}} \text{ at 10kHz} & 71 & 71 & 71 \\ \hline \textbf{Spurious-free dynamic range} & V_{\text{IN}} = 5V_{\text{PP}} \text{ at 10kHz} & 79 & 79 \\ \hline \textbf{REFERNCE OUTPUT} \\ \hline \textbf{Votage range} & 0.05 & V_{\text{CC}} & 0.05 & V_{\text{CC}} \\ \hline \textbf{Resistance} & \hline{\hline CS} = \text{GND, } f_{\text{SAMPLE}} = 0\text{Hz} & 5 & 5 \\ \hline \hline \textbf{CS} = V_{\text{CC}} & 5 & 5 & 5 \\ \hline \hline \textbf{CS} = V_{\text{CC}} & 5 & 5 & 5 \\ \hline \hline \textbf{CS} = V_{\text{CC}} & 5 & 5 & 5 \\ \hline \hline \textbf{CS} = V_{\text{CC}} & 0.001 & 3 & 0.001 & 3 \\ \hline \textbf{DIGITAL INPUT/OUTPUT} \\ \hline \textbf{Logic family} & \hline \textbf{CMOS} & \hline \textbf{CMOS} \\ \hline \textbf{Ui.} & I_{\text{IL}} = +5\mu\text{A} & 3.0 & 5.5 & 3.0 & 5.5 \\ \hline \textbf{Votage family} & 0.04 & 0.04 & 0.04 \\ \hline \textbf{Data format} & 0.05 & 0.05 & 0.001 & 0.05 & 0.001 \\ \hline \textbf{Current drain} & \hline \textbf{CMOS} & \hline \textbf{CMOS} & \hline \textbf{CMOS} \\ \hline \textbf{CMOS} & \hline \textbf{CMOS} & \hline \textbf{CMOS} \\ \hline DOS Interval Input Four Put Put Put Put Put Put Put Put Put Put$	2 Clk Cycles	12			12					Conversion time	
$ \begin{array}{ c c c c } \hline \text{Throughput rate} & 200 & 200 \\ \hline \textbf{DYNAMIC CHARACTERISTICS} \\ \hline \hline \textbf{Total harmonic distortion} & V_{\text{N}} = 5V_{\text{Pp}} \text{ at 10kHz} & -78 & -78 & -78 \\ \hline \textbf{SINAD} & V_{\text{N}} = 5V_{\text{Pp}} \text{ at 10kHz} & 71 & 71 & 71 \\ \hline \textbf{Spurious-free dynamic range} & V_{\text{N}} = 5V_{\text{Pp}} \text{ at 10kHz} & 79 & 79 & 79 \\ \hline \textbf{Spurious-free dynamic range} & V_{\text{N}} = 5V_{\text{Pp}} \text{ at 10kHz} & 79 & 79 & 79 \\ \hline \textbf{FEFERENCE OUTPUT} \\ \hline \textbf{Votage range} & 0.05 & V_{\text{CC}} & 0.05 & V_{\text{CC}} \\ \hline \textbf{Resistance} & \hline{\hline{CS}} = \text{GND, } f_{\text{SAMPLE}} = 0\text{Hz} & 5 & 5 & 5 \\ \hline \hline \textbf{CS} = V_{\text{CC}} & 5 & 5 & 5 & 5 \\ \hline \hline \textbf{CS} = V_{\text{CC}} & 5 & 5 & 5 & 5 \\ \hline \hline \textbf{CS} = V_{\text{CC}} & 5 & 5 & 5 & 5 \\ \hline \textbf{CS} = V_{\text{CC}} & 0.001 & 3 & 0.001 & 3 \\ \hline \textbf{DIGITAL INPUT/OUTPUT} \\ \hline \textbf{Logic family} & \hline \textbf{CMOS} & \hline \textbf{CMOS} \\ \hline \textbf{DUSTAGE family} & \hline \textbf{CMOS} & \hline \textbf{CMOS} \\ \hline \textbf{V}_{\text{IL}} & J_{\text{IL}} = +5\mu\text{A} & 3.0 & 5.5 & 3.0 & 5.5 \\ \hline \textbf{V}_{\text{CL}} & J_{\text{IL}} = +5\mu\text{A} & -0.3 & 0.8 & -0.3 & 0.8 \\ \hline \textbf{V}_{\text{CL}} & J_{\text{IL}} = +5\mu\text{A} & -0.3 & 0.8 & -0.3 & 0.8 \\ \hline \textbf{V}_{\text{CL}} & J_{\text{IL}} = 250\mu\text{A} & 3.5 & 0.3 & 5.5 \\ \hline \textbf{Outs format} & \hline \textbf{Straight Binary} & \hline \textbf{Straight Binary} \\ \hline \textbf{POWER-SUPPLY REQUIREMENTS} \\ \hline \textbf{V}_{\text{CC}} & \text{Specified performance} & 4.75 & 5.25 & 4.75 & 5.25 \\ \hline \textbf{Quienscent current} & f_{\text{SAMPLE}} = 200\text{KHz} & 3.20 & 550 & 320 & 550 \\ \hline \textbf{COS} & \hline \textbf{CMOS} & \hline \textbf{CS} = V_{\text{CC}} & 3 & 3 & 3 & 3 \\ \hline \textbf{CMOS} & \hline \textbf{CMOS} & \hline \textbf{CMOS} & \hline \textbf{CMOS} \\ \hline \textbf{CS} = V_{\text{CC}} & \text{Specified performance} & 4.75 & 5.25 & 4.75 & 5.25 \\ \hline \textbf{Quienscent current} & f_{\text{SAMPLE}} = 200\text{KHz} & 3.20 & 550 & 320 & 550 \\ \hline \textbf{CMOS} & \hline \textbf{CMOS} \\ \hline \textbf{CS} = V_{\text{CC}} & \text{Specified performance} & 4.75 & 5.25 & 4.75 & 5.25 \\ \hline \textbf{Quienscent current} & f_{\text{SAMPLE}} = 200\text{KHz} & 3.20 & 550 & 320 & 550 \\ \hline \textbf{CMOS} & \hline \textbf{CMOS}$	Clk Cycles			1.5			1.5			Acquisition time	
$ \begin{array}{ c c c c c } \hline \text{Total harmonic distortion} & V_{\text{IN}} = 5V_{\text{Pp}} \text{ at 10kHz} & -78 & -78 & -78 \\ \hline SINAD & V_{\text{IN}} = 5V_{\text{Pp}} \text{ at 10kHz} & 71 & 71 & 71 \\ \hline Spurious-free dynamic range & V_{\text{IN}} = 5V_{\text{Pp}} \text{ at 10kHz} & 79 & 79 & 79 \\ \hline \hline \textbf{REFERENCE OUTPUT} \\ \hline \textbf{Votage range} & 0.05 & V_{\text{CC}} & 0.05 & V_{\text{CC}} \\ \hline \textbf{Resistance} & \overline{CS} = \text{GND, } f_{\text{SAMPLE}} = \text{0Hz} & 5 & 5 & 5 \\ \hline \hline \textbf{CS} = V_{\text{CC}} & 5 & 5 & 5 & 5 \\ \hline \textbf{CS} = V_{\text{CC}} & 5 & 5 & 5 & 5 \\ \hline \textbf{CS} = V_{\text{CC}} & 5 & 5 & 5 & 5 \\ \hline \textbf{CS} = V_{\text{CC}} & 0.001 & 3 & 0.001 & 3 \\ \hline \textbf{DIGITAL INPUT/OUTPUT} \\ \hline \textbf{Logic family} & CMOS & CMOS & CMOS \\ \hline \textbf{Logic levels} & V_{\text{IL}} & I_{\text{IL}} = +5\mu\text{A} & 3.0 & 5.5 & 3.0 & 5.5 \\ \hline \textbf{V}_{\text{CL}} & 0.03 & 0.8 & -0.3 & 0.8 \\ \hline \textbf{V}_{\text{OH}} & I_{\text{OH}} = -250\mu\text{A} & 3.5 & 3.5 & 3.5 \\ \hline \textbf{OV}_{\text{CL}} & 10_{\text{H}} = -250\mu\text{A} & 3.5 & 3.5 & 3.5 \\ \hline OVAGE In Input	-	200			200						
$ \begin{array}{ c c c c c } \hline \text{Total harmonic distortion} & V_{\text{IN}} = 5V_{\text{Pp}} \text{ at 10kHz} & -78 & -78 & -78 \\ \hline SINAD & V_{\text{IN}} = 5V_{\text{Pp}} \text{ at 10kHz} & 71 & 71 & 71 \\ \hline Spurious-free dynamic range & V_{\text{IN}} = 5V_{\text{Pp}} \text{ at 10kHz} & 79 & 79 & 79 \\ \hline \hline \textbf{REFERENCE OUTPUT} \\ \hline \textbf{Votage range} & 0.05 & V_{\text{CC}} & 0.05 & V_{\text{CC}} \\ \hline \textbf{Resistance} & \overline{CS} = \text{GND, } f_{\text{SAMPLE}} = \text{0Hz} & 5 & 5 & 5 \\ \hline \hline \textbf{CS} = V_{\text{CC}} & 5 & 5 & 5 & 5 \\ \hline \textbf{CS} = V_{\text{CC}} & 5 & 5 & 5 & 5 \\ \hline \textbf{CS} = V_{\text{CC}} & 5 & 5 & 5 & 5 \\ \hline \textbf{CS} = V_{\text{CC}} & 0.001 & 3 & 0.001 & 3 \\ \hline \textbf{DIGITAL INPUT/OUTPUT} \\ \hline \textbf{Logic family} & CMOS & CMOS & CMOS \\ \hline \textbf{Logic levels} & V_{\text{IL}} & I_{\text{IL}} = +5\mu\text{A} & 3.0 & 5.5 & 3.0 & 5.5 \\ \hline \textbf{V}_{\text{CL}} & 0.03 & 0.8 & -0.3 & 0.8 \\ \hline \textbf{V}_{\text{OH}} & I_{\text{OH}} = -250\mu\text{A} & 3.5 & 3.5 & 3.5 \\ \hline \textbf{OV}_{\text{CL}} & 10_{\text{H}} = -250\mu\text{A} & 3.5 & 3.5 & 3.5 \\ \hline OVAGE In Input									CTERISTICS	DYNAMIC CHARA	
SINAD V _{IN} = 5V _{PP} at 10kHz 71 71 71	dB		-78			-78		V _{IN} = 5V _{PP} at 10kHz			
Spurious-free dynamic range V _{IN} = 5V _{PP} at 10kHz 79 79 79	dB		71			71				SINAD	
Voltage range	dB		79			79			mic range	Spurious-free dyna	
CS = GND, f _{SAMPLE} = 0Hz 5 5 5									PUT	REFERENCE OUT	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	· V	V _{CC}		0.05	V _{CC}		0.05			Voltage range	
	GΩ		5			5		CS = GND, f _{SAMPLE} = 0Hz			
	GΩ									Resistance	
$ \begin{array}{ c c c c c c } \hline Current drain & \hline f_{SAMPLE} = 12.5 kHz & 2.5 & 2.5 \\ \hline \hline \hline CS = V_{CC} & 0.001 & 3 & 0.001 & 3 \\ \hline \hline DIGITAL INPUT/OUTPUT & & CMOS & CMOS \\ \hline Logic family & CMOS & CMOS & $	Αu	100	40		100	40					
$ \begin{array}{ c c c c c c } \hline \mbox{DIGITAL INPUT/OUTPUT} \\ \hline \mbox{Digital Input/OUTPUT} \\ \hline \mbox{Logic family} & CMOS & CMOS \\ \hline \mbox{Logic levels} & V_{IH} & I_{IH} = +5 \mu A & 3.0 & 5.5 & 3.0 & 5.5 \\ \hline \mbox{V}_{IL} & I_{IL} = +5 \mu A & -0.3 & 0.8 & -0.3 & 0.8 \\ \hline \mbox{V}_{OH} & I_{OH} = -250 \mu A & 3.5 & 3.5 & 3.5 \\ \hline \mbox{V}_{OL} & I_{OL} = 250 \mu A & 3.5 & 3.5 & 3.5 \\ \hline \mbox{Data format} & Straight Binary & Straight Binary \\ \hline \mbox{POWER-SUPPLY REQUIREMENTS} \\ \hline \mbox{V}_{CC} & Specified performance & 4.75 & 5.25 & 4.75 & 5.25 \\ \hline \mbox{Quienscent current} & f_{SAMPLE} = 200 \text{kHz} & 320 & 550 & 320 & 550 \\ \hline \mbox{Power down} & \overline{\mbox{CS}} = \mbox{V}_{CC} & 3 & 3 & 3 & 3 \\ \hline \mbox{Power down} & \overline{\mbox{CS}} = \mbox{V}_{CC} & 3 & 3 & 3 & 3 \\ \hline \mbox{Power down} & \overline{\mbox{CS}} = \mbox{V}_{CC} & 3 & 3 & 3 & 3 \\ \hline \mbox{Power down} & \overline{\mbox{CS}} = \mbox{V}_{CC} & 3 & 3 & 3 & 3 \\ \hline \mbox{Power down} & \overline{\mbox{CS}} = \mbox{V}_{CC} & 3 & 3 & 3 & 3 \\ \hline \mbox{Power down} & \overline{\mbox{CS}} = \mbox{V}_{CC} & 3 & 3 & 3 & 3 \\ \hline \mbox{Power down} & \overline{\mbox{CS}} = \mbox{V}_{CC} & 3 & 3 & 3 & 3 \\ \hline \mbox{Power down} & \overline{\mbox{CS}} = \mbox{V}_{CC} & 3 & 3 & 3 & 3 \\ \hline \mbox{Power down} & \overline{\mbox{CS}} = \mbox{V}_{CC} & 3 & 3 & 3 & 3 \\ \hline \mbox{Power down} & \overline{\mbox{CS}} = \mbox{V}_{CC} & 3 & 3 & 3 & 3 \\ \hline \mbox{Power down} & \overline{\mbox{CS}} = \mbox{V}_{CC} & 3 & 3 & 3 & 3 \\ \hline \mbox{Power down} & \overline{\mbox{CS}} = \mbox{V}_{CC} & 3 & 3 & 3 & 3 \\ \hline \mbox{Power down} & \overline{\mbox{CS}} = \mbox{V}_{CC} & 3 & 3 & 3 & 3 \\ \hline \mbox{Power down} & \overline{\mbox{CS}} = \mbox{V}_{CC} & 3 & 3 & 3 & 3 \\ \hline \mbox{Power down} & \overline{\mbox{CS}} = \mbox{V}_{CC} & 3 & 3 & 3 & 3 \\ \hline \mbox{Power down} & \overline{\mbox{CS}} = \mbox{V}_{CC} & 3 & 3 & 3 & 3 \\ \hline \mbox{Power down} & \overline{\mbox{CS}} = \mbox{V}_{CC} & 3 & 3 & 3 & 3 \\ \hline \mbox{Power down} & \overline{\mbox{CS}} = \mbox{V}_{CC} & 3 & 3 & 3 & 3 & 3 \\ \hline \mbox{Power down} & \overline{\mbox{CS}} = \mbox{V}_{CC} & 3 & 3 & 3 & 3 \\ \hline \mbox{Power down} & \overline{\mbox{CS}} = \mbox{V}_{CC} & 3 & 3 & 3 & 3 \\ \hline \mbox{Power down} & \overline{\mbox{CS}} = \mbox{V}_$	μA									Current drain	
		3			3						
$ \begin{array}{ c c c c c c } \hline \text{Logic family} & & & & & & & & & & & & \\ \hline & V_{\text{IH}} & I_{\text{IH}} = +5\mu\text{A} & 3.0 & 5.5 & 3.0 & 5.5 \\ \hline & V_{\text{IL}} & I_{\text{IL}} = +5\mu\text{A} & -0.3 & 0.8 & -0.3 & 0.8 \\ \hline & V_{\text{OL}} & I_{\text{OH}} = -250\mu\text{A} & 3.5 & 3.5 & 3.5 \\ \hline & V_{\text{OL}} & I_{\text{OL}} = 250\mu\text{A} & 3.5 & 3.5 & 3.5 \\ \hline & Data format & Straight Binary & Straight Binary \\ \hline \hline & POWER-SUPPLY REQUIREMENTS & & & & & & & \\ \hline & V_{\text{CC}} & Specified performance & 4.75 & 5.25 & 4.75 & 5.25 \\ \hline & Quienscent current & f_{\text{SAMPLE}} = 200\text{kHz} & 320 & 550 & 320 & 550 \\ \hline & Power down & \hline & \overline{\text{CS}} = \text{V}_{\text{CC}} & 3 & 3 & 3 & 3 \\ \hline \end{array} $								1 2 66	JTPUT	DIGITAL INPUT/O	
			CMOS			CMOS				Logic family	
Logic levels V _{IL} 1 _{IL} = +5μA −0.3 0.8 −0.3 0.8 0.0 0.8 0.0	5 V	5.5		3.0	5.5		3.0	I _{IH} = +5μA	V _{IH}		
	V							· ·		Logic levels	
		0.4		0.0	0.4		0.0				
POWER-SUPPLY REQUIREMENTS V _{CC} Specified performance 4.75 5.25 4.75 5.25 Quienscent current f _{SAMPLE} = 200kHz 320 550 320 550 Power down CS = V _{CC} 3 3 3	+ -	5.1	Straight Binary	S		raight Binarv	St	0L	· OL	Data format	
V_{CC} Specified performance 4.75 5.25 4.75 5.25 Quienscent current $f_{SAMPLE} = 200kHz$ 320 550 320 550 Power down $\overline{CS} = V_{CC}$ 3 3 3						J		 TS	REQUIREMENT		
Quienscent current f _{SAMPLE} = 200kHz 320 550 320 550 Power down CS = V _{CC} 3 3 3	5 V	5.25		4.75	5.25		4.75	T			
Power down CS = V _{CC} 3 3			320			320		<u>'</u>			
						-20	+				
TEMPERATURE RANGE	μ,				J		1	35 - 166			
Specified performance -40 +85 -40 +85	5 °C	105		_10	185		_10	-			

⁽¹⁾ LSB means least significant bit. With $V_{\mbox{\scriptsize REF}}$ equal to +5V, one LSB is 1.22mV.



PIN CONFIGURATION

D, DGK, OR P PACKAGE SO, MSOP, or DIP (TOP VIEW)




PIN ASSIGNMENTS

PIN		PERCENTION
NAME	NO.	DESCRIPTION
V_{REF}	1	Reference input
+In	2	Noninverting input
–In	3	Inverting input. Connect to ground or to remote ground sense point.
GND	4	Ground
CS/SHDN	5	Chip select when low; Shutdown mode when high.
D _{OUT}	6	The serial output data word is comprised of 12 bits of data. In operation, the data are valid on the falling edge of DCLOCK. The second clock pulse after the falling edge of CS enables the serial output. After one null bit, the data are valid for the next edges.
DCLOCK	7	Data clock synchronizes the serial data transfer and determines conversion speed.
+V _{CC}	8	Power supply



TYPICAL CHARACTERISTICS


At T_A = +25°C, V_{CC} = +2.7V, V_{REF} = +2.5V, f_{SAMPLE} = 75kHz, f_{CLK} = 16 × f_{SAMPLE} , unless otherwise specified.








TYPICAL CHARACTERISTICS (continued)


At $T_A = +25$ °C, $V_{CC} = +2.7$ V, $V_{REF} = +2.5$ V, $f_{SAMPLE} = 75$ kHz, $f_{CLK} = 16 \times f_{SAMPLE}$, unless otherwise specified.

















TYPICAL CHARACTERISTICS (continued)

At T_A = +25°C, V_{CC} = +2.7V, V_{REF} = +2.5V, f_{SAMPLE} = 75kHz, f_{CLK} = 16 × f_{SAMPLE} , unless otherwise specified.



TOTAL HARMONIC DISTORTION vs FREQUENCY





Figure 14.





SIGNAL-TO-(NOISE+DISTORTION) vs INPUT LEVEL





Figure 16.

REFERENCE CURRENT vs SAMPLE RATE

Figure 15.



REFERENCE CURRENT vs TEMPERATURE (Code = 710h)






Figure 18.




TYPICAL CHARACTERISTICS (continued)

At T_A = +25°C, V_{CC} = +2.7V, V_{REF} = +2.5V, f_{SAMPLE} = 75kHz, f_{CLK} = 16 × f_{SAMPLE} , unless otherwise specified.





CHANGE IN INTEGRAL LINEARITY AND DIFFERENTIAL LINEARITY VS REFERENCE VOLTAGE





THEORY OF OPERATION

The ADS7822 is a classic successive approximation register (SAR) A/D converter. The architecture is based on capacitive redistribution that inherently includes a sample/hold function. The converter is fabricated on a 0.6μ CMOS process. The architecture and process allow the ADS7822 to acquire and convert an analog signal at up to 200,000 conversions per second while consuming very little power.

The ADS7822 requires an external reference, an external clock, and a single power source (V_{CC}). The external reference can be any voltage between 50mV and V_{CC} . The value of the reference voltage directly sets the range of the analog input. The reference input current depends on the conversion rate of the ADS7822.

The external clock can vary between 10kHz (625Hz throughput) and 3.2MHz (200kHz throughput). The duty cycle of the clock is essentially unimportant as long as the minimum high and low times are at least 400ns for a supply range between 2.7V to 3.6V, or 125ns for a supply range between 4.75V to 5.25V. The minimum clock frequency is set by the leakage on the capacitors internal to the ADS7822.

The analog input is provided to two input pins: +In and -In. When a conversion is initiated, the differential input on these pins is sampled on the internal capacitor array. While a conversion is in progress, both inputs are disconnected from any internal function.

The digital result of the conversion is clocked out by the DCLOCK input and is provided serially, most significant bit first, on the D_{OUT} pin. The digital data that is provided on the D_{OUT} pin is for the conversion currently in progress—there is no pipeline delay. It is possible to continue to clock the ADS7822 after the conversion is complete and to obtain the serial data least significant bit first. See the Digital Interface section for more information.

ANALOG INPUT

The +In and -In input pins allow for a pseudo-differential input signal. Unlike some converters of this type, the -In input is not resampled later in the conversion cycle. When the converter goes into the hold mode, the voltage difference between +In and -In is captured on the internal capacitor array.

The range of the –In input is limited to –0.2V to +1V. Because of this, the differential input can be used to reject only small signals that are common to both inputs. Thus, the –In input is best used to sense a remote signal ground that may move slightly with respect to the local ground potential.

The input current on the analog inputs depends on a number of factors: sample rate, input voltage, source impedance, and power-down mode. Essentially, the current into the ADS7822 charges the internal capacitor array during the sample period. After this capacitance has been fully charged, there is no further input current. The source of the analog input voltage must be able to charge the input capacitance (25pF) to a 12-bit settling level within 1.5 clock cycles. When the converter goes into the hold mode or while it is in the power-down mode, the input impedance is greater than $1G\Omega.$

Care must be taken regarding the absolute analog input voltage. To maintain the linearity of the converter, the –In input should not drop below GND – 200mV or exceed GND + 1V. The +In input should always remain within the range of GND – 200mV to V_{CC} + 200mV. Outside of these ranges, the converter linearity may not meet specifications.

REFERENCE INPUT

The external reference sets the analog input range. The ADS7822 operates with a reference in the range of 50mV to $V_{\rm CC}$. There are several important implications of this.

As the reference voltage is reduced, the analog voltage weight of each digital output code is reduced. This is often referred to as the LSB (least significant bit) size and is equal to the reference voltage divided by 4096. This means that any offset or gain error inherent in the A/D converter will appear to increase, in terms of LSB size, as the reference voltage is reduced.



The noise inherent in the converter will also appear to increase with lower LSB size. With a 2.5V reference, the internal noise of the converter typically contributes only 0.32 LSB peak-to-peak of potential error to the output code. When the external reference is 50mV, the potential error contribution from the internal noise will be 50 times larger—16 LSBs. The errors due to the internal noise are gaussian in nature and can be reduced by averaging consecutive conversion results.

For more information regarding noise, consult the typical characteristic curves Effective Number of Bits vs Reference Voltage and Peak-to-Peak Noise vs Reference Voltage. Note that the effective number of bits (ENOB) figure is calculated based on the converter signal-to-(noise + distortion) ratio with a 1kHz, 0dB input signal. SINAD is related to ENOB as follows:

SINAD = 6.02 • ENOB + 1.76

With lower reference voltages, extra care should be taken to provide a clean layout including adequate bypassing, a clean power supply, a low-noise reference, and a low-noise input signal. Because the LSB size is lower, the converter will also be more sensitive to external sources of error such as nearby digital signals and electromagnetic interference.

DIGITAL INTERFACE

Signal Levels

The digital inputs of the ADS7822 can accommodate logic levels up to 6V regardless of the value of V_{CC} . Thus, the ADS7822 can be powered at 3V and still accept inputs from logic powered at 5V.

The CMOS digital output (D_{OUT}) will swing 0V to V_{CC} . If V_{CC} is 3V and this output is connected to a 5V CMOS logic input, then that IC may require more supply current than normal and may have a slightly longer propagation delay.

Serial Interface

The ADS7822 communicates with microprocessors and other digital systems via a synchronous 3-wire serial interface, as shown in Figure 22 and Table 1. The DCLOCK signal synchronizes the data transfer with each bit being transmitted on the falling edge of DCLOCK. Most receiving systems will capture the bitstream on the rising edge of DCLOCK. However, if the minimum hold time for D_{OUT} is acceptable, the system can use the falling edge of DCLOCK to capture each bit.




Figure 22. Basic Timing Diagrams



Table 1. Timing Specifications (-40°C to +85°C)

SYMBOL	DESCRIPTION		V _{CC} = 2.7V			V _{CC} = 5V		UNITS
STWIBUL	DESCRIPTION	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
t _{SMPL}	Analog input sample time	1.5		2.0	1.5		2.0	Clk Cycles
t _{CONV}	Conversion time		12			12		Clk Cycles
t _{CYC}	Cycle time	16			16			Clk Cycles
t _{CSD}	CS falling to DCLOCK low			0			0	ns
t _{SUCS}	CS falling to DCLOCK rising	0.03		1000	0.03		1000	μs
t _{hDO}	DCLOCK falling to current D _{OUT} not valid	15			15			ns
t _{dDO}	DCLOCK falling to next D _{OUT} valid		130	200		85	150	ns
t _{dis}	CS rising to D _{OUT} tri-state		40	80		25	50	ns
t _{en}	DCLOCK falling to D _{OUT} enabled		75	175		50	100	ns
t _f	D _{OUT} fall time		90	200		70	100	ns
t _r	D _{OUT} rise time		110	200		60	100	ns




Figure 23. Timing Diagrams and Test Circuits for the Parameters in Table 1



A falling $\overline{\text{CS}}$ signal initiates the conversion and data transfer. The first 1.5 to 2.0 clock periods of the conversion cycle are used to sample the input signal. After the second falling DCLOCK edge, D_{OUT} is enabled and outputs a low value for one clock period. For the next 12 DCLOCK periods, D_{OUT} outputs the conversion result, most significant bit first.

After the least significant bit (B0) has been output, subsequent clocks repeat the output data, but in a least significant bit first format. After the most significant bit (B11) has been repeated, DOUT will tri-state. Subsequent clocks have no effect on the converter. A new conversion is initiated only when $\overline{\text{CS}}$ is taken high and returned low.

Data Format

The output data from the ADS7822 is in straight binary format, as shown in Table 2. This table represents the ideal output code for the given input voltage and does not include the effects of offset, gain error, or noise.

Table 2. Ideal Input Voltages and Output Codes

DESCRIPTION	ANALOG VALUE	DIGITAL OUTPUT STRAIGHT BINARY					
Full-Scale range	V_{REF}						
Least significant bit (LSB)	V _{REF} /4096	BINARY CODE	HEX CODE				
Full-Scale	V _{REF} – 1 LSB	1111 1111 1111	FFF				
Midscale	V _{REF} /2	1000 0000 0000	800				
Midscale – 1 LSB	V _{REF} /2 – 1 LSB	0111 1111 1111	7FF				
Zero	0V	0000 0000 0000	000				

POWER DISSIPATION

The architecture of the converter, the semiconductor fabrication process, and a careful design allow the ADS7822 to convert at up to a 75kHz rate while requiring very little power. Still, for the absolute lowest power dissipation, there are several things to keep in mind.

The power dissipation of the ADS7822 scales directly with conversion rate. So, the first step to achieving the lowest power dissipation is to find the lowest conversion rate that will satisfy the requirements of the system.

In addition, the ADS7822 goes into power-down mode under two conditions: when the conversion is complete and whenever $\overline{\text{CS}}$ is high (see Figure 22). Ideally, each conversion should occur as quickly as possible; preferably, at a 1.2MHz clock rate. This way, the converter spends the longest possible time in the power-down mode. This is very important since the converter not only uses power on each DCLOCK

transition (as is typical for digital CMOS components), but also uses some current for the analog circuitry, such as the comparator. The analog section dissipates power continuously, until the power-down mode is entered.

Figure 24 shows the current consumption of the ADS7822 versus sample rate. For this graph, the converter is clocked at 1.2MHz regardless of the sample rate— \overline{CS} is high for the remaining sample period. Figure 25 also shows current consumption versus sample rate. However, in this case, the DCLOCK period is 1/16th of the sample period— \overline{CS} is high for one DCLOCK cycle out of every 16.




Figure 24. Maintaining f_{CLK} at the Highest Possible Rate Allows the Supply Current to Drop Linearly with the Sample Rate




Figure 25. Scaling f_{CLK} Reduces the Supply Current Only Slightly with the Sample Rate



There is an important distinction between the power-down mode that is entered after a conversion is complete and the full power-down mode that is enabled when \overline{CS} is high. While both shutdown the analog section, the digital section is completely shutdown only when \overline{CS} is high. Thus, if \overline{CS} is left low at the end of a conversion and the converter is continually clocked, the power consumption will not be as low as when \overline{CS} is high; see Figure 26 for more information.




Figure 26. Shutdown Current with CS High is Typically 50nA, Regardless of the Clock. Shutdown Current with CS Low varies with Sample Rate.

Power dissipation can also be reduced by lowering the power-supply voltage and the reference voltage. The ADS7822 operates over a V_{CC} range of 2.0V to 5.25V. It will run up to a 200kHz throughput rate over a supply range of 4.75V to 5.25V; therefore, it can be clocked at up to 3.2MHz. However, at voltages below 2.7V, the converter does not run at a 75kHz sample rate. See the Typical Characteristic curves for more information regarding power-supply voltage and maximum sample rate.

Short Cycling

Another way of saving power is to use the $\overline{\text{CS}}$ signal to short-cycle the conversion. Because the ADS7822 places the latest data bit on the D_{OUT} line as it is generated, the converter can easily be short-cycled. This term means that the conversion can be terminated at any time. For example, if only eight bits of the conversion result are needed, then the conversion can be terminated (by pulling $\overline{\text{CS}}$ high) after the eighth bit has been clocked out.

This technique can be used to lower the power dissipation (or to increase the conversion rate) in those applications where an analog signal is being monitored until some condition becomes true. For example, if the signal is outside a predetermined range, the full 12-bit conversion result may not be needed. If so, the conversion can be terminated after the first *n*-bits, where *n* might be as low as 3 or 4. This results in lower power dissipation in both the converter and the rest of the system, because they spend more time in the power-down mode.



LAYOUT

For optimum performance, care should be taken with the physical layout of the ADS7822 circuitry. This is particularly true if the reference voltage is low and/or the conversion rate is high. At a 75kHz conversion rate, the ADS7822 makes a bit decision every 830ns. If the supply range is limited to 4.75V to 5.25V, then up to a 200kHz conversion rate can be used, which reduces the bit decision time to 312ns. That is, for each subsequent bit decision, the digital output must be updated with the results of the last bit decision, the capacitor array appropriately switched and charged, and the input to the comparator settled to a 12-bit level all within one clock cycle.

The basic SAR architecture is sensitive to spikes on the power supply, reference, and ground connections that occur just prior to latching the comparator output. Thus, during any single conversion for an *n*-bit SAR converter, there are n windows in which large external transient voltages can easily affect the conversion result. Such spikes might originate from switching power supplies, digital logic, and high-power devices, to name a few. This particular source of error can be very difficult to track down if the glitch is almost synchronous to the converter DCLOCK signal because the phase difference between the two changes with time and temperature, causing sporadic misoperation.

With this in mind, power to the ADS7822 should be clean and well-bypassed. A 0.1 μ F ceramic bypass capacitor should be placed as close to the ADS7822 package as possible. In addition, a 1 μ F to 10 μ F capacitor and a 5 Ω or 10 Ω series resistor can be used to lowpass filter a noisy supply.

The reference should be similarly bypassed with a 0.1µF capacitor. Again, a series resistor and large capacitor can be used to lowpass filter the reference voltage. If the reference voltage originates from an op amp, be careful that the op amp can drive the bypass capacitor without oscillation (the series resistor can help in this case). Keep in mind that while the ADS7822 draws very little current from the reference on average, there are still instantaneous current demands placed on the external reference circuitry.

Also, keep in mind that the ADS7822 offers no inherent rejection of noise or voltage variation in regards to the reference input. This is of particular concern when the reference input is tied to the power supply. Any noise and ripple from the supply will appear directly in the digital results. While high-frequency noise can be filtered out as described in the previous paragraph, voltage variation due to the line frequency (50Hz or 60Hz), can be difficult to remove

The GND pin on the ADS7822 should be placed on a clean ground point. In many cases, this will be the analog ground. Avoid connecting the GND pin too close to the grounding point for a microprocessor, microcontroller, or digital signal processor. If needed, run a ground trace directly from the converter to the power-supply connection point. The ideal layout will include an analog ground plane for the converter and associated analog circuitry.

APPLICATION CIRCUITS

Figure 27 and Figure 28 show some typical application circuits for the ADS7822. Figure 27 uses an ADS7822 and a multiplexer to provide for a flexible data acquisition circuit. A resistor string provides for various voltages at the multiplexer input. The selected voltage is buffered and driven into V_{REF} . As shown in Figure 27, the input range of the ADS7822 is programmable to 100mV, 200mV, 300mV, or 400mV. The 100mV range would be useful for sensors such as the thermocouple shown.

Figure 28 shows a basic data acquisition system. The ADS7822 input range is 0V to V_{CC} , as the reference input is connected directly to the power supply. The 5Ω resistor and $1\mu F$ to $10\mu F$ capacitor filter the microcontroller noise on the supply, as well as any high-frequency noise from the supply itself. The exact values should be picked such that the filter provides adequate rejection of the noise.






Figure 27. Thermocouple Application Using a Mux to Scale the Input Range of the ADS7822




Figure 28. Basic Data Acquisition System



Revision History

anges from Revision B (May 2006) to Revision C Page
Added – GND to absolute input range test conditions
Added – GND to absolute input range test conditions
Changed V _{CC} min from 3.6 V to 2.7 V
Changed V _{CC} max from 5.25 V to 3.6 V
Changed V _{CC} min from 3.6 V to 2.7 V
Changed V _{CC} max from 5.25 V to 3.6 V
Changed V _{CC} min from 3.6 V to 2.7 V
Changed V _{CC} max from 5.25 V to 3.6 V
Added – GND to absolute input range test conditions
Added – GND to absolute input range test conditions





6-Feb-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
ADS7822E/250	ACTIVE	VSSOP	DGK	8	250	Green (RoHS & no Sb/Br)	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 85	A22	Samples
ADS7822E/250G4	ACTIVE	VSSOP	DGK	8	250	Green (RoHS & no Sb/Br)	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 85	A22	Samples
ADS7822E/2K5	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 85	A22	Samples
ADS7822E/2K5G4	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 85	A22	Samples
ADS7822EB/250	ACTIVE	VSSOP	DGK	8	250	Green (RoHS & no Sb/Br)	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 85	A22	Samples
ADS7822EB/250G4	ACTIVE	VSSOP	DGK	8	250	Green (RoHS & no Sb/Br)	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 85	A22	Samples
ADS7822EB/2K5	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 85	A22	Samples
ADS7822EB/2K5G4	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 85	A22	Samples
ADS7822EC/250	ACTIVE	VSSOP	DGK	8	250	Green (RoHS & no Sb/Br)	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 85	A22	Samples
ADS7822EC/2K5	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 85	A22	Samples
ADS7822EC/2K5G4	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 85	A22	Samples
ADS7822U	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ADS 7822U	Samples
ADS7822U/2K5	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ADS 7822U	Samples
ADS7822UB	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ADS 7822U B	Samples
ADS7822UB/2K5	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ADS 7822U B	Samples
ADS7822UB/2K5G4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ADS 7822U B	Samples



PACKAGE OPTION ADDENDUM

6-Feb-2020

Orderable Device	Status	Package Type	_	Pins	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
ADS7822UBG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ADS 7822U B	Samples
ADS7822UC	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ADS 7822U C	Samples
ADS7822UC/2K5	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ADS 7822U C	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

6-Feb-2020

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF ADS7822:

Automotive: ADS7822-Q1


NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

PACKAGE MATERIALS INFORMATION

www.ti.com 26-Feb-2019

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ADS7822E/250	VSSOP	DGK	8	250	180.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
ADS7822E/2K5	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
ADS7822EB/250	VSSOP	DGK	8	250	180.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
ADS7822EB/2K5	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
ADS7822EC/250	VSSOP	DGK	8	250	180.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
ADS7822EC/2K5	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
ADS7822U/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
ADS7822UB/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
ADS7822UC/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

www.ti.com 26-Feb-2019



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ADS7822E/250	VSSOP	DGK	8	250	210.0	185.0	35.0
ADS7822E/2K5	VSSOP	DGK	8	2500	350.0	350.0	43.0
ADS7822EB/250	VSSOP	DGK	8	250	210.0	185.0	35.0
ADS7822EB/2K5	VSSOP	DGK	8	2500	350.0	350.0	43.0
ADS7822EC/250	VSSOP	DGK	8	250	210.0	185.0	35.0
ADS7822EC/2K5	VSSOP	DGK	8	2500	350.0	350.0	43.0
ADS7822U/2K5	SOIC	D	8	2500	367.0	367.0	35.0
ADS7822UB/2K5	SOIC	D	8	2500	367.0	367.0	35.0
ADS7822UC/2K5	SOIC	D	8	2500	367.0	367.0	35.0



SMALL OUTLINE INTEGRATED CIRCUIT



- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



P (R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.



DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



DGK (S-PDSO-G8)

PLASTIC SMALL OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated