


www.ti.com SCES814 – SEPTEMBER 2010

QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS

Check for Samples: SN74LV125A-Q1

FEATURES

- Qualified for Automotive Applications
- 2-V to 5.5-V V_{CC} Operation
- Typical V_{OLP} (Output Ground Bounce)
 <0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- Typical V_{OHV} (Output V_{OH} Undershoot)
 >2.3 V at V_{CC} = 3.3 V, T_A = 25°C
- Support Mixed-Mode Voltage Operation on All Ports
- I_{off} Supports Partial-Power-Down Mode Operation



DESCRIPTION

The SN74LV125A-Q1 quadruple bus buffer gate is designed for 2-V to 5.5-V V_{CC} operation.

This device features independent line drivers with 3-state outputs. Each output is disabled when the associated output-enable (\overline{OE}) input is high.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

These devices are fully specified for partial-power-down applications using I_{off} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down.

ORDERING INFORMATION

| T _A | PACK | AGE ⁽¹⁾ | ORDERABLE PART NUMBER | TOP-SIDE MARKING |
|----------------|-----------|--------------------|-----------------------|------------------|
| -40°C to 125°C | QFN – RGY | Reel of 3000 | SN74LV125AQRGYRQ1 | LV125Q |

(1) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




FUNCTION TABLE (EACH BUFFER)

| INPL | OUTPUT | |
|------|--------|---|
| ŌĒ | Α | Y |
| L | Н | Н |
| L | L | L |
| Н | Χ | Z |

LOGIC DIAGRAM (POSITIVE LOGIC)





ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range (unless otherwise noted)

| | | • | MIN | MAX | UNIT |
|------------------|--|-----------------------|----------------|------|------|
| V_{CC} | Supply voltage range | | -0.5 | 7 | V |
| V_{I} | Input voltage range (2) | | -0.5 | 7 | V |
| Vo | Voltage range applied to any output in the high-impeda | -0.5 | 7 | V | |
| Vo | Output voltage range ⁽²⁾ (3) | -0.5 | $V_{CC} + 0.5$ | V | |
| I _{IK} | Input clamp current | V _I < 0 | | -20 | mA |
| I _{OK} | Output clamp current | V _O < 0 | | -50 | mA |
| Io | Continuous output current | $V_O = 0$ to V_{CC} | | ±35 | mA |
| | Continuous current through V _{CC} or GND | | ±70 | mA | |
| θ_{JA} | Package thermal impedance ⁽⁴⁾ | | 47 | °C/W | |
| T _{stg} | Storage temperature range | -65 | 150 | °C | |

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

Submit Documentation Feedback

⁽²⁾ The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

⁽³⁾ This value is limited to 5.5 V maximum.

⁽⁴⁾ The package thermal impedance is calculated in accordance with JESD 51-5.



www.ti.com SCES814 – SEPTEMBER 2010

RECOMMENDED OPERATING CONDITIONS(1)

| | | | MIN | MAX | UNIT | | |
|-----------------|------------------------------------|--|-----------------------|-----------------------|------|--|--|
| V _{CC} | Supply voltage | | 4.5 | 5.5 | V | | |
| | | V _{CC} = 2 V | 1.5 | | | | |
| \ / | High level inner college | $V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$ | V _{CC} x 0.7 | | V | | |
| V_{IH} | High-level input voltage | V _{CC} = 3 V to 3.6 V | V _{CC} x 0.7 | | V | | |
| | | $V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$ | V _{CC} x 0.7 | | | | |
| | | V _{CC} = 2 V | | 0.5 | | | |
| V | Lauran in mark walka na | $V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$ | | V _{CC} x 0.3 | V | | |
| V_{IL} | Low-level input voltage | V _{CC} = 3 V to 3.6 V | | V _{CC} x 0.3 | V | | |
| | | $V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$ | | V _{CC} x 0.3 | | | |
| V_{I} | Input voltage | | 0 | 5.5 | V | | |
| V | Output voltage | High or low state | 0 | V_{CC} | V | | |
| Vo | Julput voltage | 3-state | 0 | 5.5 | V | | |
| | | V _{CC} = 2 V | | -50 | | | |
| | I Park Javas Laudaud august d | $V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$ | | -2 | mA | | |
| I _{OH} | High-level output current | $V_{CC} = 3 \text{ V to } 3.6 \text{ V}$ | | -8 | IIIA | | |
| | | $V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$ | | -16 | | | |
| | | $V_{CC} = 2 V$ | | 50 | | | |
| | Low lovel output ourrent | $V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$ | | 2 | | | |
| l _{OL} | Low-level output current | $V_{CC} = 3 \text{ V to } 3.6 \text{ V}$ | | 8 | mA | | |
| | | $V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$ | | 16 | | | |
| | | V _{CC} = 2.3 V to 2.7 V | | 200 | | | |
| Δt/Δν | Input transition rise or fall rate | V _{CC} = 3 V to 3.6 V | 10 | | ns/V | | |
| | | V _{CC} = 4.5 V to 5.5 V | | 20 | | | |
| T _A | Operating free-air temperature | | -40 | 125 | °C | | |

⁽¹⁾ All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

ELECTRICAL CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | V _{CC} | MIN | TYP | MAX | UNIT |
|------------------|----------------------------------|-----------------|----------------------|-----|------|------|
| | I _{OH} = -50 μA | 2 V to 5.5 V | V _{CC} -0.1 | | | |
| V | $I_{OH} = -2 \text{ mA}$ | 2.3 V | 2 | | | |
| V _{OH} | $I_{OH} = -8 \text{ mA}$ | 3 V | 2.48 | | | V |
| | $I_{OH} = -16 \text{ mA}$ | 4.5 V | 3.8 | | | |
| | I _{OL} = 50 μA | 2 V to 5.5 V | | | 0.1 | |
| V | I _{OH} = 2 mA | 2.3 V | | | 0.4 | V |
| V_{OL} | I _{OH} = 8 mA | 3 V | | | 0.44 | V |
| | I _{OL} = 16 mA | 4.5 V | | | 0.55 | |
| I _I | V _I = 5.5 V or GND | 0 to 5.5 V | | | ±1 | μА |
| l _{OZ} | $V_O = V_{CC}$ or GND | 5.5 V | | | ±5 | μΑ |
| I _{CC} | $V_I = V_{CC}$ or GND, $I_O = 0$ | 5.5 V | | | 20 | μΑ |
| I _{off} | V_I or $V_O = 0$ to 5.5 V | 0 | | | 5 | μΑ |
| 6 | V V or CND | 3.3 V | | 1.6 | | "r |
| C_{i} | $V_I = V_{CC}$ or GND | 5 V | | 1.6 | | pF |

TEXAS INSTRUMENTS

SCES814 – SEPTEMBER 2010 www.ti.com

SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range, $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$ (unless otherwise noted) (see Figure 1)

| PARAMETER FROM TO (INPUT) (OUTPUT | | _ | LOAD CAPACITANCE | T _A =25°C | T _{A=} -40°C to 125°C | UNIT |
|-----------------------------------|---------|----------|-----------------------|----------------------|-----------------------------------|------|
| | (INPUT) | (OUTPUT) | CAPACITANCE | MIN TYP MAX | MIN MAX | |
| t _{pd} | Α | Υ | | 8.7 16.5 | 1 18.5 | ns |
| t _{en} | ŌĒ | Υ | C | 8.8 16.5 | 1 18.5 | ns |
| t _{dis} | ŌĒ | Υ | $C_L = 50 \text{ pF}$ | 7.3 18.2 | 1 20.5 | ns |
| t _{sk(o)} | | | | 2 | | ns |

SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range, $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM | TO (OUTPUT) | LOAD | TA | = 25° | С | T _{A=} -40°C to 1 | 125°C | UNIT |
|--------------------|---------|-------------|-----------------------|-----|-------|------|-------------------------------|-------|------|
| | (INPUT) | (OUTPUT) | CAPACITANCE | MIN | TYP | MAX | MIN | MAX | |
| t _{pd} | А | Υ | | | 6.1 | 11.5 | 1 | 13 | ns |
| t _{en} | ŌĒ | Υ | C 50 pF | | 6.2 | 11.5 | 1 | 13 | ns |
| t _{dis} | ŌĒ | Υ | $C_L = 50 \text{ pF}$ | | 5.5 | 13.2 | 1 | 15 | ns |
| t _{sk(o)} | | | | | | 1.5 | | | ns |

SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

| PARAMETER FROM TO (OUTPUT) | | LOAD CAPACITANCE | T _A =25°C | | T _{A=} -40°C to 1 | 25°C | UNIT | |
|----------------------------|-----------------------------|---------------------|-----------------------|-----------|-------------------------------|------|------|----|
| | (INPUT) (OUTPUT) CAPACITANC | | CAPACITANCE | MIN TYP M | AX | MIN | MAX | |
| t _{pd} | Α | Υ | | 4.3 | 7.5 | | 10 | ns |
| t _{en} | OE | Υ | C 50 pF | 4.4 | 7.1 | | 10 | ns |
| t _{dis} | OE | Υ | $C_L = 50 \text{ pF}$ | 4 | 8.8 | | 11 | ns |
| t _{sk(o)} | | | | | 1 | | | ns |

Submit Documentation Feedback



www.ti.com SCES814 – SEPTEMBER 2010

NOISE CHARACTERISTICS(1)

 V_{CC} = 3.3 V, C_L = 50 pF, T_A = 25°C

| | | MIN | TYP | MAX | UNIT |
|--------------------|---|------|------|------|------|
| $V_{OL(P)}$ | Quiet output, maximum dynamic V _{OL} | | 0.4 | 0.8 | V |
| $V_{OL(V)}$ | Quiet output, minimum dynamic V _{OL} | | -0.3 | -0.8 | V |
| V _{OH(V)} | Quiet output, minimum dynamic V _{OH} | | 3 | | V |
| V _{IH(D)} | High-level dynamic input voltage | 2.31 | | | V |
| $V_{IL(D)}$ | Low-level dynamic input voltage | | | 0.99 | V |

⁽¹⁾ Characteristics are for surface-mount packages only.

OPERATING CHARACTERISTICS

 $T_A = 25^{\circ}C$

| | PARAMETER | TEST CC | NDITIONS | V _{CC} | TYP | UNIT | |
|----------|-------------------------------|-----------------|---------------------|-----------------|-------|------|-----|
| | Dower discipation conscitones | Outpute enabled | C _L = 50 | f = 10 | 3.3 V | 15.5 | ~ F |
| C_{pd} | Power dissipation capacitance | Outputs enabled | pĒ, | MHz | 5 V | 17.6 | pF |


Copyright © 2010, Texas Instruments Incorporated

Submit Documentation Feedback

SCES814 – SEPTEMBER 2010 www.ti.com



PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristicsPRR \leq 1 MHz, $Z_O = 50 \Omega$, $t_f \leq$ 3 ns, $t_f \leq$ 3 ns.
- D. The outputs are measured one at a time, with one input transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpHL and tpLH are the same as tpd.
- H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuits and Voltage Waveforms



PACKAGE OPTION ADDENDUM

6-Feb-2020

PACKAGING INFORMATION

www.ti.com

| Orderable Device | Status | Package Type | Package Drawing | Pins | Package Qty | Eco Plan | Lead/Ball Finish | MSL Peak Temp | Op Temp (°C) | Device Marking | Samples |
|-------------------|--------|--------------|--------------------|------|----------------|----------------------------|------------------|---------------------|--------------|----------------|---------|
| SN74LV125AQRGYRQ1 | ACTIVE | VQFN | RGY | 14 | 2000 | Green (RoHS & no Sb/Br) | NIPDAU | Level-3-260C-168 HR | -40 to 125 | LV125Q | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74LV125A-Q1:



PACKAGE OPTION ADDENDUM

6-Feb-2020

• Catalog: SN74LV125A

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

PACKAGE MATERIALS INFORMATION

14-Jul-2012 www.ti.com


TAPE AND REEL INFORMATION

REEL DIMENSIONS





TAPE DIMENSIONS



| A0 | Dimension designed to accommodate the component width |
|----|---|
| В0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

TAPE AND REEL INFORMATION

*All dimensions are nominal

| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|-------------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| SN74LV125AQRGYRQ1 | VQFN | RGY | 14 | 2000 | 330.0 | 12.4 | 3.75 | 3.75 | 1.15 | 8.0 | 12.0 | Q1 |

PACKAGE MATERIALS INFORMATION

www.ti.com 14-Jul-2012



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|-------------------|--------------|-----------------|------|------|-------------|------------|-------------|
| SN74LV125AQRGYRQ1 | VQFN | RGY | 14 | 2000 | 367.0 | 367.0 | 35.0 |



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated. The Pin 1 identifiers are either a molded, marked, or metal feature.
- G. Package complies to JEDEC MO-241 variation BA.



RGY (S-PVQFN-N14)

PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions

4206353-2/P 03/14

NOTE: All linear dimensions are in millimeters



RGY (S-PVQFN-N14)

PLASTIC QUAD FLATPACK NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated