
SDLS190A - DECEMBER 1982 - REVISED MAY 2004


- · Independent Registers for A and B Buses
- Multiplexed Real-Time and Stored Data
- Choice of True or Inverting Data Paths
- Choice of 3-State or Open-Collector Outputs
- Included Among the Package Options Are Compact 24-pin 300-mil-Wide Plastic and Ceramic DIPs, Ceramic Chip Carriers, and Plastic "Small Outline" Packages
- Dependable Texas Instruments Quality and Reliability

DEVICE	OUTPUT	LOGIC
'L\$646	3-State	True
'L\$647	Open-Collector	True
'LS648	3-State	Inverting
'LS649	Open-Collector	Inverting


#### description


These devices consist of bus transceiver circuits with 3-state or open-collector outputs, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal registers. Data on the A or B bus will be clocked into the registers on the low-to-high transition of the appropriate clock pin (CAB or CBA). The following examples demonstrate the four fundamental bus-management functions that can be performed with the octal bus transceivers and registers.





SN54LS'...FK PACKAGE (TOP VIEW)









Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



# SN54LS646 THRU SN54LS649, SN74LS646 THRU SN74LS649 OCTAL BUS TRANSCEIVERS AND REGISTERS

SDLS190A - DECEMBER 1982 - REVISED MAY 2004





Enable (G) and direction (DIR) pins are provided to control the transceiver functions. In the transceiver mode, data present at the high-impedance port may be stored in either register or in both. The select controls (SAB and SBA) can multiplex stored and real-time (transparent mode) data. The direction control determines which bus will receive data when enable  $\overline{G}$  is active (low). In the isolation mode (control  $\overline{G}$  high), A data may be stored in one register and/or B data may be stored in the other register.

When an output function is disabled, the input function is still enabled and may be used to store and transmit data. Only one of the two buses, A or B, may be driven at a time.

The SN54' family is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74' family is characterized for operation from 0° to 70°C.


#### **FUNCTION TABLE**


	•••	INPU	rs			DATA	4 I/O <sup>†</sup>	OPERATION OR FUNCTION			
G	DIR	ÇAB	CBA	SAB	SBA	A1 THRU A8	U A8 B1 THRU B8 LS646, LS647		LS648, LS649		
×	Х	†	×	X	Х	Input	Not specified	Store A, B unspecified	Store A, B unspecified		
×	X	x	, †	Х	Х	Not specified	Input	Stare B, A unspecified	Store B, A unspecified		
H	Х	t	†	Х	Х	1	1	Store A and B Data	Store A and B Data		
Н	Х	H or L	H or L	Х	X	Input	Input	Isolation, hold storage	Isolation, hold storage		
L	L	Х	Х	X	L	8		Reat-Time 8 Data to A Bus	Real-Time B Data to A Bus		
L	L	X	H or L	Х	Н	Output	Input	Stored B Data to A Bus	Stored B Data to A Bus		
L	н	Х	Х	L	×	I a a u t	0	Real-Time A Data to B Bus	Real-Time A Data to B Bus		
L_	Н	H or L	X	Н	X	Input	Output	Stored A Data to B Bus	Stored A Data to B Bus		

 $<sup>^{\</sup>dagger}$  The data output functions may be enabled or disabled by various signals at the  $\overline{G}$  and DIR inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every low-to-high transition on the clock inputs.



### logic diagrams (positive logic)






Pin numbers shown are for DW, JT, and NT packages.




### logic symbols†



 $<sup>^\</sup>dagger$ These symbols are in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12. Pin numbers shown are for DW, JT, and NT packages.



# logic symbols † (continued)





 $<sup>^\</sup>dagger$ These symbols are in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12. Pin numbers shown are for DW, JT, and NT packages.





SDLS190A - DECEMBER 1982 - REVISED MAY 2004

### schematics of inputs and outputs









# SN54LS646, SN54LS648, SN74LS646, SN74LS648 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SDLS190A - DECEMBER 1982 - REVISED MAY 2004

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC		
Input voltage: Control inputs		
I/O ports		5.5 V
Operating free-air temperature range:	SN54LS646, SN54LS648	$-55^{\circ}$ C to $125^{\circ}$ C
	SN74LS646, SN74LS648	0°C to 70°C
Storage temperature range		_ 65°C to 150°C

#### recommended operating conditions

			SN	54L\$646	5/648	SN	74LS640	3/648	UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	
Vcc	Supply voltage		4.5	5	5.5	4.75	5	5.25	V
VIH	High-level input voltage		2			2			V
VIL	Low-level input voltage		-	0.5			0.6	V	
10H	High-level output current	· · · · · · · · · · · · · · · · · · ·						- 15	mA
IOL	Low-level output current			12			24	mA	
	Pulse duration	CBA or CAB high	15			15			
tw		CBA or CAB low	30			30			ns
		Data high or low	30			30		•	
	Setup time	A == 5							
t <sub>su</sub>	before CAB1 or CBA1	A or B	15			15			ns
	Hold time	A - B							
th	after CAB1 or CBA1	A or B .	0			0			ns
TA	Operating free-air temperature		- 55		125	0		70	°C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAN	1676D		TEST CONDIT	lesie†	SN5	i4LS646	/648	SN7	4LS646	/648	UNIT	
FARAIV	TETER	<u> </u>	TEST CONDIT	IUNSI	MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNII	
VIK		V <sub>CC</sub> = MIN,	I <sub>i</sub> = — 18 mA				- 1.5			- 1.5	٧	
Hysteresis	A or B	VCC = MIN			0.1	0.4		0.2	0.4		٧	
	•	V <sub>CC</sub> = MIN,	V = 2 V	I <sub>OH</sub> = -3 mA	2.4	3.4		2.4	3.4			
∨он		VIL = MAX	VIH - 2 V,	I <sub>OH</sub> = - 12 mA	2						V	
		VIL - WAX		I <sub>OH</sub> = - 15 mA				2			_	
Vol		VCC = MIN,	$V_{1H} = 2 V$ ,	I <sub>OL</sub> = 12 mA	<u> </u>	0.25	0.4		0.25	0.4	V	
- VOL		V <sub>IL</sub> = MAX I <sub>OL</sub> = 24 mA					0.35	0.5	Ĭ*			
I <sub>I</sub>	Control inputs	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 7 V				0.1			0.1	mA	
'I	A or B parts	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 5.5 V				0.1			0.1		
1 <sub>IH</sub>	Control inputs	V <sub>CC</sub> = MAX,	V. = 27 V			_	20			20	μА	
'IH	A or B ports	VCC MAA,	V   - 2.7 V				20			20	μΑ.	
IIL	Control inputs	V <sub>CC</sub> = MAX,	V. = 0.4 V				- 0.4			- 0.4	mA	
-1L	A or B ports	VCC - MAX,	▼  - 0.∓ ↓				- 0.4			0.4	l IIIA	
los§		V <sub>CC</sub> = MAX,	V <sub>O</sub> = 0 V		- 40		<b>- 225</b>	- 40		- 225	mΑ	
				Outputs high		91	145		91	145		
	∟\$646			Outputs low		103	165		103	165	mΑ	
<sup>1</sup> cc		V <sub>CC</sub> = MAX		Outputs disabled		103	165		103	165		
		AEC MAX		Outputs high		91	145		91	145		
	L5648			Outputs low		103	165		103	165		
				Outputs disabled		120	180		120	180		

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



<sup>&</sup>lt;sup>‡</sup> All typical values are at  $V_{CC}$  = 5 V,  $T_A$  = 25 °C.

Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

 $<sup>\</sup>P$  For I/O ports, the parameters  $I_{\mbox{\scriptsize IH}}$  and  $I_{\mbox{\scriptsize IL}}$  include the off-state output current.

# SN54LS646, SN54LS648, SN74LS646, SN74LS648 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS SDLS190A - DECEMBER 1982 - REVISED MAY 2004

# switching characteristics, $V_{CC}$ = 5 V, $T_A$ = 25°C

	FROM	то		′LS6	46	'LS648		
PARAMETER	(INPUT)	(OUTPUT)	TEST CONDITIONS	MIN TY	P MAX	MIN TYP	MAX	UNIT
<sup>‡</sup> PLH	CAB or CBA	A or B		1	5 25	15	25	ns
tPHL	CAD OF CDA	A Ur B		2	3 35	24	40	ns
tPLH	AorB	BorA		1	2 18	12	18	ns
tPHL.	AOIB	B 01 X		1.	3 20	15	25	กร
₹PLH	SAB or SBA <sup>†</sup> with Bus	A or B		2	6 40	37	55	ns
tPHL	input high		R <sub>L</sub> = 667 Ω. C <sub>L</sub> = 45 pF.	2	1 35	24	40	ns
<sup>t</sup> PLH	SAB or SBA <sup>†</sup> with Bus		See Note 2	3	3 50	26	40	ns
<sup>†</sup> PHL	input low			1	4 25	23	40	nş
<sup>t</sup> PZH	<u> </u>			3	3 55	30	50	ns
<sup>t</sup> PZL	]	AorB		4	2 65	37	55	ns
<sup>†</sup> PZH	BIE	ADIB		2	8 45	23	40	ПŠ
<sup>t</sup> PZL	DIR			3	9 60	30	45	nş
<sup>‡</sup> PHZ	G			2	3 35	28	45	ns
tPLZ	G	A 0 = 0	RL=667Ω, CL=5pF,	2	2 35	22	35	nş
TPHZ	DIR	AorB	See Note 2	2	0 30	24	35	nŝ
<sup>t</sup> PLZ	J.n			1	9 30	19	30	ns

<sup>&</sup>lt;sup>†</sup> These parameters are measured with the internal output state of the storage register opposite to that of the input. NOTE 2: Load circuits and voltage waveforms are shown in Section 1.



# SN54LS647, SN54LS649, SN74LS647, SN74LS649 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH OPEN-COLLECTOR OUTPUTS

SDLS190A - DECEMBER 1982 - REVISED MAY 2004

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)	
Input voltage (control inputs)	
	5.5 V
Operating free-air temperature range: SN54LS647, SN5	54LS649 – 55°C to 125°C
SN74LS647, SN7	'4LS649 0°C to 70°C
Storage temperature range	$-65^{\circ}$ C to $150^{\circ}$ C

#### recommended operating conditions

				N64LS6		_	N74LS6		
			s	N54LS6	49	s	N74LS6	49	UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	
Vcc	Supply voltage		4.5	5	5.5	4.75	5	5.25	V
ViH	High-level input voltage		2			2			V
VIL	Low-level input voltage			•	0.5			0.6	V
∨он	High-level output voltage				5.5			5.5	V
OL	Low-level output voltage				12			24	mA
		CBA or CAB high	15			15			
tw	Pulse duration	CBA or CAB low	30			30			ns
		Data high or low	30			30			
t <sub>su</sub>	Setup time before CAB f or CBA f	A or B	15			15			ns
•	Hold time	Δ D			-	_			
th	after CAB† or CBA†	A or B	0			0			ns ns
$T_A$	Operating free-air tempera	ture	<b>- 55</b>		125	0	_	70	°c

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAM	IETER	TEST CONDITI	-	N54LS6 N54LS6		SN74LS647 SN74LS649			UNIT		
				MIN	TYP‡	MAX	MIN	TYP‡	MAX		
VIK		V <sub>CC</sub> = MIN, I <sub>1</sub> = - 18 mA				- 1.5			- 1.5	٧	
Hysteresis (V <sub>T+</sub> -V <sub>T-</sub> )	A or B input	V <sub>CC</sub> = MIN		0.1	0.4		0.2	0.4		٧	
łон		V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>OH</sub> = 5.5 V	VIL = MAX,			0.1			0.1	mA	
Va		VCC = MIN, VIH = 2 V,	I <sub>OL</sub> = 12 mA		0.25	0.4		0.25	0.4	V	
VOL		VIL = MAX	IOL = 24 mA	1				0.35	0.5	V	
1,	A or B	V <sub>CC</sub> = MAX	V <sub>1</sub> = 5.5 V			0.1			0.1	mA	
11	All others	CC - MAX	V1 = 7 V			0.1			0.1	IIIA	
ЧН		V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.7 V				20			20	μΑ	
HL		V <sub>CC</sub> = MAX, V <sub>1</sub> = 0.4 V				- 0.4			- 0.4	mA	
	'LS647	)/MAY Output	Outputs high		79	130		79	130		
las	20047	V <sub>CC</sub> = MAX, Outputs open	Outputs low		94	150	I	94	150	mA.	
cc	'LS649	VCC = MAX, Outputs open	Outputs high		79	130		79	130	mA	
	20049	VCC - MAX, Outputs open	Outputs low		94	150		94	150		

 $<sup>^\</sup>dagger$  For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



I All typical values are at  $V_{CC}$  = 5 V,  $T_{A}$  = 25° C.

# SN54LS647, SN54LS649, SN74LS647, SN74LS649 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH OPEN-COLLECTOR OUTPUTS SDLS190A - DECEMBER 1982 - REVISED MAY 2004

# switching characteristics, $V_{CC}$ = 5 V, $T_A$ = 25°C

PARAMETER	FROM	TO	TEST COMPLETIONS		'LS647			L\$649		
TATAMETER	(INPUT)	NPUT) (OUTPUT) TEST CONDITIONS		MIN	TYP	MAX	MIN	TYP	MAX	TINU
†PLH	CAB or CBA	A or B			22	35		17	30	ns
t <sub>PHL</sub>	CAB OF CBA	AOIB			28	45		28	45	กร
tPLH	AprB	B or A			17	26		15	25	ns
<sup>t</sup> PHL	70.0	B 01 A	f		18	27		20	30	ns
<sup>t</sup> PLH	SAB or SBAT				33	50	_	37	55	ns
<sup>t</sup> PHL	with Bus input high	A or B	RL=667Ω, CL=45pF,		29	45		28	45	ns
†PLH	SAB or SBAT	A Or B	See Note 2		39	60		30	45	ns
<sup>t</sup> PHL	with Bus input low				19	30		26	40	ns
<sup>‡</sup> PLH	G				25	40		21	40	ns
<sup>t</sup> PHL	"	A B			33	50		34	50	ns
tPLH_	DIR	A or B			23	35		19	30	ns
<sup>T</sup> PHL					25	40		27	45	ns

 $<sup>^{\</sup>dagger}$  These parameters are measured with the internal outputs state of the storage register opposite to that of the bus input. NOTE 2: Load circuits and voltage waveforms are shown in Section 1.





# PACKAGE OPTION ADDENDUM

6-Feb-2020

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74LS646DW	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS646	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

DW (R-PDSO-G24)

# PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AD.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated