

FAIRCHILD SEMICONDUCTOR

74F843 9-Bit Transparent Latch

General Description

The 74F843 bus interface latch is designed to eliminate the extra packages required to buffer existing latches and pro-vide extra data width for wider address/data paths or buses carrying parity.

Ordering Code:



Features

■ 3-STATE output





74F843 9-Bit Transparent Latch

January 1988

Revised January 2004

www.fairchildsemi.com

Unit Loading/Fan Out

Pin Names	Description	U.L.	Input I _{IH} /I _{IL}	
	Description	HIGH/LOW	Output I _{OH} /I _{OL}	
D ₀ -D ₈	Data Inputs	1.0/1.0	20 µA/–0.6 mA	
OE	Output Enable Input	1.0/1.0	20 µA/–0.6 mA	
LE	Latch Enable	1.0/1.0	20 µA/–0.6 mA	
CLR	Clear	1.0/1.0	20 µA/–0.6 mA	
PRE	Preset	1.0/1.0	20 µA/–0.6 mA	
O ₀ -O ₈	3-STATE Data Outputs	150/40	–3 mA/24 mA	

Functional Description

Function Table

The 74F843 consists of nine D-type latches with 3-STATE outputs. The flip-flops appear transparent to the data when Latch Enable (LE) is HIGH. This allows asynchronous operation, as the output transition follows the data in transition. On the LE HIGH-to-LOW transition, the data that meets the setup times is latched. Data appears on the bus when the Output Enable (OE) is LOW. When OE is HIGH, the bus output is in the high impedance state. In addition to the LE and OE pins, the 74F843 has a Clear (CLR) pin and a Preset (PRE). These pins are ideal for parity bus interfacing in high performance systems. When CLR is LOW, the outputs are LOW if OE is LOW. When OR is HIGH, data can be entered into the latch. When PRE is LOW, the Outputs are HIGH if OE is LOW. Preset overrides CLR.

Inputs		Internal	Output	Function			
CLR	PRE	OE	LE	D	Q	ο	Function
н	Н	Х	Х	Х	Х	Z	High Z
н	н	н	н	L	L	Z	High Z
н	н	н	н	н	н	Z	High Z
н	н	н	L	Х	NC	Z	Latched
н	н	L	н	L	L	L	Transparent
н	н	L	н	н	н	н	Transparent
н	н	L	L	х	NC	NC	Latched
н	L	L	х	х	н	н	Preset
L	н	L	х	х	L	L	Clear
L	L	L	х	х	н	н	Preset
L	н	н	L	х	L	Z	Latched
н	L	Н	L	Х	Н	Z	Latched

H = HIGH Voltage Level

L = LOW Voltage Level X = Immaterial

Z = High Impedance NC = No Change





www.fairchildsemi.com

Absolute Maximum Ratings(Note 1)

Storage Temperature Ambient Temperature under Bias Junction Temperature under Bias V_{CC} Pin Potential to Ground Pin Input Voltage (Note 2) Input Current (Note 2) Voltage Applied to Output in HIGH State (with $V_{CC} = 0V$) Standard Output 3-STATE Output Current Applied to Output

-65°C to +150°C -55°C to +125°C $-55^{\circ}C$ to $+150^{\circ}C$ -0.5V to +7.0V-0.5V to +7.0V -30 mA to +5.0 mA

-0.5V to V_{CC}

-0.5V to +5.5V

twice the rated I_{OL} (mA)

Recommended Operating Conditions

Free Air Ambient Temperature Supply Voltage

 $0^{\circ}C$ to $+70^{\circ}C$ +4.5V to +5.5V

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

in LOW State (Max)

DC Electrical Characteristics

Symbol Parameter Min Max Units Conditions Тур Vcc Input HIGH Voltage 2.0 ٧ Recognized as a HIGH Signal VIH Input LOW Voltage 0.8 ٧ Recognized as a LOW Signal VIL V_{CD} Input Clamp Diode Voltage -1.2 V Min $I_{IN} = -18 \text{ mA}$ Output HIGH 2.5 $I_{OH} = -1 \text{ mA}$ 10% V_{CC} VOH 10% V_{CC} $I_{OH} = -3 \text{ mA}$ Voltage 2.4 V Min $I_{OH} = -1 \text{ mA}$ 5% V_{CC} 2.7 5% V_{CC} 2.7 $I_{OH} = -3 \text{ mA}$ VOL Output LOW Voltage 10% V_{CC} 0.5 V Min $I_{OL} = 24 \text{ mA}$ Input HIGH Current $I_{\rm IH}$ 5.0 μΑ Max $V_{IN} = 2.7V$ Input HIGH Current I_{BVI} 7.0 μΑ Max $V_{IN} = 7.0V$ Breakdown Test ICEX Output HIGH 50 μΑ Max $V_{OUT} = V_{CC}$ Leakage Current V_{ID} Input Leakage $I_{ID} = 1.9 \ \mu A$ 4.75 V 0.0 Test All other pins grounded Output Leakage V_{IOD} = 150 mV IOD 3.75 μΑ 0.0 Circuit Current All other pins grounded $V_{IN} = 0.5V$ I_{IL} Input LOW Current -0.6 mΑ Max $V_{OUT} = 2.7V$ 50 Max Output Leakage Current I_{OZH} μA $V_{OUT} = 0.5V$ Output Leakage Current -50 μΑ Max I_{OZL} $V_{OUT} = 0V$ Output Short-Circuit Current -60 -150 mΑ Max los V_{OUT} = 5.25V Bus Drainage Test 500 μΑ 0.0V I_{ZZ} Power Supply Current 65 90 mΑ I_{CC} Max

3

www.fairchildsemi.com

74F843

74F843

AC Electrical Characteristics

Symbol	Parameter	$T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$			$T_{A} = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$		Units
		Min	Тур	Max	Min	Max	-
t _{PLH}	Propagation Delay	2.5	5.4	8.0	2.0	9.0	ns
t _{PHL}	D _n to O _n	1.5	4.2	6.5	1.5	7.0	
t _{PLH}	Propagation Delay	5.0	8.5	12.0	4.5	13.5	ns
t _{PHL}	LE to On	2.0	4.7	7.5	2.0	8.0	
t _{PLH}	Propagation Delay PRE to O _n	3.0	7.3	10.0	2.5	11.0	ns
PHL	Propagation Delay CLR to O _n	3.0	6.9	10.0	2.5	11.0	ns
^t PZH	Output Enable Time	2.5	5.0	8.5	2.0	9.5	ns
PZL	OE to On	2.5	6.1	9.0	2.0	10.0	
PHZ	Output Disable Time	1.0	3.6	6.5	1.0	7.5	ns
t _{PLZ}	OE to On	1.0	3.4	6.5	1.0	7.5	

AC Operating Requirements

		T _A = +25°C		$T_A = 0^\circ C$ to $+70^\circ C$		Units
Symbol	ol Parameter		$V_{CC} = +5.0V$		V _{CC} = +5.0V	
		Min	Max	Min	Max	
t _S (H)	Setup Time, HIGH or LOW	2.0		2.5		
t _S (L)	D _n to LE	2.0		2.5		ns
t _H (H)	Hold Time, HIGH or LOW	2.5		3.0		115
t _H (L)	D _n to LE	3.0		3.5		
t _W (H)	LE Pulse Width, HIGH	4.0		4.0		ns
t _W (L)	PRE Pulse Width, LOW	5.0		5.0		ns
t _W (L)	CLR Pulse Width, LOW	5.0		5.0		ns
t _{REC}	PRE Recovery Time	10.0		10.0		ns
t _{REC}	CLR Recovery Time	12.0		13.0		ns



74F843 9-Bit Transparent Latch

5