SN74LS19A, SN74LS24A SCHMITT-TRIGGER POSITIVE-NAND GATES AND INVERTERS WITH TOTEM-POLE OUTPUTS

JANUARY 1981 - REVISED MARCH 1988


- Functionally and Mechanically Identical to 'LS13, 'LS14, and 'LS132, Respectively
- Improved Line-Receiving Characteristics
- P-N-P Inputs Reduce System Loading
- Excellent Noise Immunity with Typical Hysteresis of 0.8 V


description

Each circuit functions as a NAND gate or inverter, but because of the Schmitt action, it has different input threshold levels for positivegoing $\{V_{T+}\}$ and for negative-going $\{V_{T-}\}$ signals. The hysteresis or backlash, which is the difference between the two threshold levels $\{V_{T+} - V_{T-}\}$, is typically 800 millivolts.

These circuits are temperature-compensated and can be triggered from the slowest of input ramps and still give clean, jitter-free output signals.

logic symbols†





[†] These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

SN74LS19A . . . D. J, OR N PACKAGE (TOP VIEW)


	_		_
1A 🗌	1	U 14	□vcc
1Y 🗌	2	13	□6A
2A 🗌	3	12	<u>∏</u> 6Y
2Y 🗀	4	11]5A
3A 🗌	5	10	_5Y
3Y 🖺	6	9	□4A
GND 🗌	7	8	□4 Y


SN74LS24A . . . D, J, OR N PACKAGE (TOP VIEW)

1A 1	14	V C (
1B 2	13	4B
1Y 3	12	4A
2A 4	11	4Y
2B 5	10	3B
	11 10 9 8	ļ,

logic diagrams (positive logic)

SN74LS19A






PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



schematic (each gate)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)	7 V
Input voltage	7 V
Operating free-air temperature range 0°C to 7	70°C
Storage temperature range65°C to 15	50°C

recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, VCC	4.75	5	5.25	V
High-level output current, IOH			-400	μΑ
Low-level output current, IOL			8	mA
Operating free-air temperature, TA	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDIT	MIN	TYP‡	MAX	UNIT		
V _{T +}	V _{CC} = 5 V			1.65	1.9	2.15	V	
٧٢_	V _{CC} = 5 V			0.75	1.0	1.25	٧	
Hysteresis (VT+ - VT-)	V _{CC} = 5 V			0.4	0.9		V	
VIK	VCC = MIN.	ij = -18 mA			-1.5		V	
VoH	V _{CC} → MIN,	V _I ÷ V _{T-min}	I _{OH} = -0.4 mA	2.7	3.4		V	
V	\/aa = MIN	V. – V–	$I_{OL} = 4 \text{ mA}$		0.25	0.4	v	
VOL	V _{CC} = MIN,	$V_{\parallel} = V_{T+max}$	I _{OL} = 8 mA		0.35	0.5	ľ	
¹ Τ+	Vcc = 5 V.	V _I = V _{T+}			-2	- 20	$\mu \Delta$	
I _T _	V _{CC} = 5 V,	V _I = V _T =			-5	- 30	μΑ	
11	$V_{CC} = MAX$	V _I = 7 V			0.1		mΑ	
IН	$V_{CC} = MAX$	V _I = 2.7 V				20	μА	
IIL	V _{CC} = MAX.	V _I = 0.4 V				- 50	μΑ	
los§	$V_{CC} = MAX$	$V_1 = V_0 = 0 V$		- 20		- 100	mΑ	
1	V _{CC} = MAX,	V6 0 V	'LS19A		9.9	18	4	
_Г ССН	VCC = MAX,	ν ₁ = υ ν	'LS24A		6.6	12	mA	
1)/ MAY)(, _ 4 E)/	'LS19A		17	30	0	
ICCL	VCC = MAX.	ν = 4.5 V	'LS24A		11	20	20 mA	

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

switching characteristics, VCC - 5 V, TA - 25 °C (see Figure 1)

DADAMETED	FROM	то	TEST CONDITIONS	SI	174LS1	9A	SN	174L\$2	4A	UNIT
PARAMETER	(INPUT)	(OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNII
tPLH	Any	Y	$R_1 = 2 k\Omega$, $C_1 = 15 pF$		13	20		13	20	ns
tpHI	Any	Υ	$R_L = 2 k\Omega$, $C_L = 15 pF$		18	30		25	40	ns

tplH = Propagation delay time, low-to-high-level output

tpHL = Propagation delay time, high-to-low-level output




 $^{^4}$ All typical values are at V_{CC} = 5 V, T_A = 25 °C.

Not more than one output should be shorted at a time, and the duration of the short-circuit should not exceed one second.

SN74LS19A, SN74LS24A SCHMITT-TRIGGER POSITIVE-NAND GATES AND INVERTERS WITH TOTEM-POLE OUTPUTS

PARAMETER MEASUREMENT INFORMATION



NOTES: A. All diodes are IN3064 or equivalent.

- B. C_L includes probe and circuit capacitance.
- C. The generator characteristics are: PRR = 1 MHz, t_r = 15 ns, t_p = 6 ns, Z_0 = 50 Ω .

FIGURE 1



PACKAGE OPTION ADDENDUM

6-Feb-2020

PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	_	Pins	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
SN74LS19ADR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS19A	Samples
SN74LS19AN	ACTIVE	PDIP	N	14	25	Green (RoHS & no Sb/Br)	NIPDAU	N / A for Pkg Type	0 to 70	SN74LS19AN	Samples
SN74LS19ANSR	ACTIVE	so	NS	14	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	74LS19A	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

6-Feb-2020

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


PACKAGE MATERIALS INFORMATION

www.ti.com 14-Jul-2012

TAPE AND REEL INFORMATION

REEL DIMENSIONS





TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

TAPE AND REEL INFORMATION

*All dimensions are nominal

Dev	ice	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LS	19ADR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74LS	19ANSR	SO	NS	14	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1

www.ti.com 14-Jul-2012



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LS19ADR	SOIC	D	14	2500	367.0	367.0	38.0
SN74LS19ANSR	SO	NS	14	2000	367.0	367.0	38.0

MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated