


TSU101, TSU102, TSU104

Nanopower, rail-to-rail input and output, 5 V CMOS operational amplifiers

Datasheet - production data



Features

- Submicro ampere current consumption: 580 nA typ per channel at 25 °C at V_{CC} = 1.8 V
- Low supply voltage: 1.5 V 5.5 V
- Unity gain stable
- Rail-to-rail input and output
- Gain bandwidth product: 8 kHz typ
- Low input bias current: 5 pA max at 25 °C
- High tolerance to ESD: 2 kV HBM
- Industrial temperature range: -40 °C to 85 °C

Benefits

- 42 years of typical equivalent lifetime (for TSU101) if supplied by a 220 mAh coin type Lithium battery
- Tolerance to power supply transient drops
- Accurate signal conditioning of high impedance sensors
- Application performances guaranteed over industrial temperature range
- Fast desaturation

Applications

- Ultra long life battery-powered applications
- Power metering
- UV and photo sensors
- Electrochemical and gas sensors
- Pyroelectric passive infrared (PIR) detection
- Battery current sensing
- Medical instrumentation
- RFID readers

Description

The TSU101, TSU102, and TSU104 operational amplifiers offer an ultra low-power consumption of 580 nA typical and 750 nA maximum per channel when supplied by 1.8 V. Combined with a supply voltage range of 1.5 V to 5.5 V, these features allow the TSU10x series to be efficiently supplied by a coin type Lithium battery or a regulated voltage in low-power applications.


The 8 kHz gain bandwidth of these devices make them ideal for sensor signal conditioning, battery supplied, and portable applications.

Contents

1	Package	e pin connections	3
2	Absolut	e maximum ratings and operating conditions	4
3		al characteristics	
4	Applicat	tion information	17
	4.1	Operating voltages	17
	4.2	Rail-to-rail input	17
	4.3	Input offset voltage drift over temperature	17
	4.4	Long term input offset voltage drift	18
	4.5	Schematic optimization aiming for nanopower	19
	4.6	PCB layout considerations	20
	4.7	Using the TSU10x series with sensors	20
	4.8	Fast desaturation	22
	4.9	Using the TSU10x series in comparator mode	22
	4.10	ESD structure of TSU10x series	22
5	Package	e information	23
	5.1	SC70-5 (or SOT323-5) package information	24
	5.2	SOT23-5 package information	25
	5.3	DFN8 2x2 package information	26
	5.4	MiniSO8 package information	27
	5.5	QFN16 3x3 package information	28
	5.6	TSSOP14 package information	30
6	Ordering	g information	31
7	Revision	n history	32

1 Package pin connections

Figure 1: Pin connections for each package (top view)



2 Absolute maximum ratings and operating conditions

Table 1: Absolute maximum ratings (AMR)

Symbol	Parameter		Value	Unit
V _{CC}	Supply voltage (1)		6	
V _{id}	Differential input voltage (2)	±V _{CC}	V	
V _{in}	Input voltage (3)		(V_{CC-}) - 0.2 to (V_{CC+}) + 0.2	
l _{in}	Input current (4)		10	mA
T _{stg}	Storage temperature		-65 to 150	00
Tj	Maximum junction temperature		150	°C
		SC70-5	205	
	Thermal resistance junction to ambient ⁽⁵⁾⁽⁶⁾	SOT23-5	250	°C/W
_		DFN8 2x2	117	
R _{thja}		MiniSO8	190	
		QFN16 3x3	45	
		TSSOP14	100	
	HBM: human body model (7)		2000	
	MM: machine model (8)		200	
ESD	CDM: charged device model ⁽⁹⁾	All other packages except SC70-5	1000	V
		SC70-5	900	
	Latch-up immunity (10)		200	mA

Notes:

Table 2: Operating conditions

Symbol	Parameter	Value	Unit
Vcc	Supply voltage	1.5 to 5.5	\/
V_{icm}	Common mode input voltage range	(V_{CC-}) - 0.1 to (V_{CC+}) + 0.1	V
T _{oper}	Operating free air temperature range	-40 to 85	ů



⁽¹⁾All voltage values, except the differential voltage are with respect to the network ground terminal.

⁽²⁾The differential voltage is the non-inverting input terminal with respect to the inverting input terminal.

 $^{^{(3)}((}V_{\text{CC+}})$ - $V_{\text{in}})$ must not exceed 6 V, $(V_{\text{in}}$ - $V_{\text{CC-}})$ must not exceed 6 V.

⁽⁴⁾The input current must be limited by a resistor in series with the inputs.

⁽⁵⁾R_{th} are typical values.

⁽⁶⁾Short-circuits can cause excessive heating and destructive dissipation.

⁽⁷⁾Related to ESDA/JEDEC JS-001 Apr. 2010

⁽⁸⁾ Related to JEDEC JESD22-A115C Nov.2010

⁽⁹⁾Related to JEDEC JESD22-C101-E Dec. 2009

⁽¹⁰⁾Related to JEDEC JESD78C Sept. 2010

Table 3: Electrical characteristics at VCC+ = 1.8 V with VCC- = 0 V, Vicm = VCC/2, Tamb = 25 $^{\circ}$ C, and RL = 1 M Ω connected to VCC/2 (unless otherwise specified)

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit	
	1	DC performance	<u>'</u>	ı			
			-3	0.1	3	.,	
V_{io}	Input offset voltage	-40 °C < T< 85 °C	-3.4		3.4	mV	
ΔV _{io} /ΔΤ	Input offset voltage drift	-40 °C < T< 85 °C			5	μV/°C	
ΔV_{io}	Long-term input offset voltage drift	T = 25 °C ⁽¹⁾		0.18		μV/ √month	
I.	Input offset current (2)			1	5		
l _{io}	input onset current	-40 °C < T< 85 °C			30	pА	
I _{ib}	Input bias current (2)			1	5	PΛ	
IID	input bias current	-40 °C < T< 85 °C			30		
		$V_{icm} = 0$ to 0.6 V, $V_{out} = V_{CC}/2$	65	85			
CMR	Common mode rejection	-40 °C < T< 85 °C	65				
CIVIK	ratio 20 log (ΔV _{icm} /ΔV _{io})	$V_{icm} = 0$ to 1.8 V, $V_{out} = V_{CC}/2$	55	74			
		-40 °C < T< 85 °C	55			dB	
A_{vd}	Large signal voltage gain	$V_{out} = 0.3 \text{ V to ((V_{CC+}) - 0.3 V)},$ $R_L = 100 \text{ k}\Omega$	95	115			
		-40 °C < T< 85 °C	95				
	High level output voltage,	$R_L = 100 \text{ k}\Omega$			40		
V_{OH}	(drop from V _{CC+})	-40 °C < T< 85 °C			40	mV	
1/	Laurianal antant nalta aa	$R_L = 100 \text{ k}\Omega$			40	mv	
V_{OL}	Low level output voltage	-40 °C < T< 85 °C			40		
	0 1 1 1 1	V _{out} = V _{CC} , V _{ID} = -200 mV	4	5			
	Output sink current	-40 °C < T< 85 °C	4] ,	
l _{out}		V _{out} = 0 V, V _{ID} = 200 mV	4	5		mA	
	Output source current	-40 °C < T< 85 °C	4				
	Supply current,	No load, V _{out} = V _{CC} /2		580	750	A	
I _{CC}	(per channel)	-40 °C < T< 85 °C			800	nA	
		AC performance					
GBP	Gain bandwidth product			8			
Fu	Unity gain frequency]		8		kHz	
фm	Phase margin	$R_L = 1 M\Omega$, $C_L = 60 pF$		60		Degrees	
Gm	Gain margin			10		dB	
SR	Slew rate (10 % to 90 %)	$R_L = 1 \text{ M}\Omega, C_L = 60 \text{ pF}$ $V_{out} = 0.3 \text{ V to ((V_{CC+}) - 0.3 \text{ V})}$		3		V/ms	
-	Equivalent input noise	f = 100 Hz		265		n\//s/U-z	
e _n	voltage	f = 1 kHz		265		nV/√Hz	



TSU101, TSU102, TSU104

Symbol	Parameter	Conditions		Тур.	Max.	Unit
∫e _n	Low-frequency peak-to- peak input noise	Bandwidth: f = 0.1 to 10 Hz		9		μV_{pp}
	Equivalent input noise	f = 100 Hz		0.64		fA/√Hz
in	current	f = 1 kHz		4.4		IAV VIIZ
t _{rec}	Overload recovery time	100 mV from rail in comparator, $R_L = 100 \text{ k}\Omega$, $V_{ID} = \pm V_{CC}$, -40 °C < T< 85 °C		30		μs

Notes:

 $^{^{(1)}}$ Typical value is based on the Vio drift observed after 1000h at 125 °C extrapolated to 25 °C using the Arrhenius law and assuming an activation energy of 0.7 eV. The operational amplifier is aged in follower mode configuration.

⁽²⁾Guaranteed by design.

Table 4: Electrical characteristics at VCC+ = 3.3 V with VCC- = 0 V, Vicm = VCC/2, Tamb = 25 $^{\circ}$ C, and RL = 1 M Ω connected to VCC/2 (unless otherwise specified)

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit			
DC performance									
			-3	0.1	3				
V_{io}	Input offset voltage	-40 °C < T< 85 °C	-3.4		3.4	mV			
ΔV _{io} /ΔΤ	Input offset voltage drift	-40 °C < T< 85 °C			5	μV/°C			
ΔV_{io}	Long-term input offset voltage drift	T = 25 °C ⁽¹⁾		0.36		μV/ √month			
1	Input offset current (2)			1	5				
l _{io}	input onset current	-40 °C < T< 85 °C			30	20			
	Input bias current (2)			1	5	pΑ			
l _{ib}	input bias current	-40 °C < T< 85 °C			30				
		$V_{icm} = 0$ to 2.1 V, $V_{out} = V_{CC}/2$	70	92					
CMR	Common mode rejection	-40 °C < T< 85 °C	70						
CIVIR	ratio 20 log ($\Delta V_{icm}/\Delta V_{io}$)	$V_{icm} = 0$ to 3.3 V, $V_{out} = V_{CC}/2$	60	77					
		-40 °C < T< 85 °C	60			dB			
A_{vd}	Large signal voltage gain	$V_{out} = 0.3 \text{ V to } ((V_{CC+}) - 0.3 \text{ V}),$ $R_L = 100 \text{ k}\Omega$	105	120					
		-40 °C < T< 85 °C	105						
\ /	High level output voltage	$R_L = 100 \text{ k}\Omega$			40				
V _{OH}	(drop from V _{CC+})	-40 °C < T< 85 °C			40	\/			
V	Low lovel output voltage	$R_L = 100 \text{ k}\Omega$			40	mV			
V_{OL}	Low level output voltage	-40 °C < T< 85 °C			40				
	Output sink surrent	$V_{out} = V_{CC}$, $V_{ID} = -200 \text{ mV}$	6	9					
	Output sink current	-40 °C < T< 85 °C	6			A			
l _{out}	Outrout course oursent	V _{out} = 0 V, V _{ID} = 200 mV	8	11		mA mA			
	Output source current	-40 °C < T< 85 °C	8						
	Supply current,	No load, V _{out} = V _{CC} /2		600	800	~ ^			
I _{CC}	(per channel)	-40 °C < T< 85 °C			850	nA			
		AC performance							
GBP	Gain bandwidth product			8					
Fu	Unity gain frequency			8		- kHz			
фт	Phase margin	$R_L = 1 \text{ M}\Omega, C_L = 60 \text{ pF}$		60		Degrees			
G _m	Gain margin			11		dB			
SR	Slew rate (10 % to 90 %)	$\begin{array}{c} R_L = 1 \ M\Omega, \ C_L = 60 \ pF, \\ V_{out} = 0.3 \ V \ to \ ((V_{CC+}) - 0.3 \ V) \end{array}$		3		V/ms			
	Equivalent input noise	f = 100 Hz		260		n\//:/ -			
en	voltage	f = 1 kHz		255		nV/√Hz			
∫e _n	Low-frequency peak-to- peak input noise	Bandwidth: f = 0.1 to 10 Hz		8.6		μV_{pp}			



TSU101, TSU102, TSU104

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
:	Equivalent input noise	f = 100 Hz		0.55		fA/√Hz
In	current	f = 1 kHz		3.8		IA/ VIIZ
t _{rec}	Overload recovery time	100 mV from rail in comparator, $R_L = 100 \text{ k}\Omega$, $V_{ID} = \pm V_{CC}$, -40 °C < T < 85 °C		30		μs

Notes:

 $^{^{(1)}}$ Typical value is based on the Vio drift observed after 1000h at 125 °C extrapolated to 25 °C using the Arrhenius law and assuming an activation energy of 0.7 eV. The operational amplifier is aged in follower mode configuration.

⁽²⁾Guaranteed by design.

Table 5: Electrical characteristics at VCC+ = 5 V with VCC- = 0 V, Vicm = VCC/2, Tamb = 25 $^{\circ}$ C, and RL = 1 M Ω connected to VCC/2 (unless otherwise specified)

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit			
DC performance									
			-3	0.1	3	.,			
V_{io}	Input offset voltage	-40 °C < T< 85 °C	-3.4		3.4	mV			
ΔV _{io} /ΔΤ	Input offset voltage drift	-40 °C < T< 85 °C			5	μV/°C			
ΔV_{io}	Long-term input offset voltage drift	T = 25 °C ⁽¹⁾		1.1		μV/ √month			
1	Input offset current (2)			1	5				
l _{io}	input onset current	-40 °C < T< 85 °C			30	- ^			
1	land him a surrent (2)			1	5	рA			
l _{ib}	Input bias current (2)	-40 °C < T< 85 °C			30				
		V _{icm} = 0 to 3.8 V, V _{out} = V _{CC} /2	70	90					
CMD	Common mode rejection	-40 °C < T< 85 °C	70						
CMR	ratio 20 log ($\Delta V_{icm}/\Delta V_{io}$)	V _{icm} = 0 to 5 V, V _{out} = V _{CC} /2	65	82					
		-40 °C < T< 85 °C	65						
0) (D	Supply voltage rejection	V _{CC} = 1.5 to 5.5 V, V _{icm} = 0 V	70	90		dB			
SVR	ratio	-40 °C < T< 85 °C	70						
A_{vd}	Large signal voltage gain	$V_{out} = 0.3 \text{ V to } ((V_{cc+}) - 0.3 \text{ V}),$ $R_L = 100 \text{ k}\Omega$	110	130					
		-40 °C < T< 85 °C	110]			
\ /	High level output voltage,	$R_L = 100 \text{ k}\Omega$			40				
V_{OH}	(drop from V _{CC+})	-40 °C < T< 85 °C			40	,,			
	Laurianal antant valta aa	$R_L = 100 \text{ k}\Omega$			40	mV			
V_{OL}	Low level output voltage	-40 °C < T< 85 °C			40				
	Output sink surrent	$V_{out} = V_{CC}$, $V_{ID} = -200 \text{ mV}$	6	9					
	Output sink current	-40 °C < T< 85 °C	6			4			
l _{out}	Outrout course current	V _{out} = 0 V, V _{ID} = 200 mV	8	11		mA mA			
	Output source current	-40 °C < T< 85 °C	8						
ı	Supply current,	No load, V _{out} = V _{CC} /2		650	850	nA			
I _{CC}	(per channel)	-40 °C < T< 85 °C			950				
		AC performance							
GBP	Gain bandwidth product			9					
Fu	Unity gain frequency			8.6		kHz			
фm	Phase margin	$R_L = 1 M\Omega$, $C_L = 60 pF$		60		Degrees			
G _m	Gain margin			12		dB			
SR	Slew rate (10 % to 90 %)	$R_L = 1 \text{ M}\Omega, C_L = 60 \text{ pF},$ $V_{out} = 0.3 \text{ V to ((V_{CC+})} - 0.3 \text{ V)}$		3		V/ms			
	Equivalent input noise	f = 100 Hz		240		n) /a/LI=			
en	voltage	f = 1 kHz		225		nV√Hz			



TSU101, TSU102, TSU104


Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
∫e _n	Low-frequency peak-to-peak input noise Bandwidth: f = 0.1 to 10 Hz			8.1		μV_{pp}
	Equivalent input noise	f = 100 Hz		0.18		fA√Hz
i _n	current	f = 1 kHz		3.5		IA√⊓∠
t_{rec}	Overload recovery time	100 mV from rail in comparator, $R_L = 100 \text{ k}\Omega$, $V_{ID} = \pm V_{CC}$, -40 °C < T< 85 °C		30		μs
		V _{in} = -10 dBm, f = 400 MHz		73		
EMIRR	Electromagnetic interference rejection	V _{in} = -10 dBm, f = 900 MHz		88		dB
	ratio (3)	V _{in} = -10 dBm, f = 1.8 GHz		80		иБ
	1.5	V _{in} = -10 dBm, f = 2.4 GHz		80		


Notes


 $^{^{(1)}}$ Typical value is based on the Vio drift observed after 1000h at 125 °C extrapolated to 25 °C using the Arrhenius law and assuming an activation energy of 0.7 eV. The operational amplifier is aged in follower mode configuration.


⁽²⁾Guaranteed by design.


 $[\]ensuremath{^{(3)}}\mbox{Based}$ on evaluations performed only in conductive mode.






























Figure 14: Output characteristics at 5 V supply voltage 4.5 Source 4.0 Vid=0.2V Output Voltage (V) 3.5 T=25°C 3.0 Vcc=5V 2.5 T=85°C Vicm=0.1V 2.0 1.5 Sink T=-40°C 1.0 Vid=-0.2V 0.5 0.0 6 Output Current (mA)

Figure 16: Output saturation with a sine wave on input 3.300 3.275 Vin 3.250 Vout 3.225 3.200 Follower configuration, T=25°C Vcc=3.3V, Vin from rail to 300mV from rail 3.175 3.150 | VrI=Vrail, f=10Hz, RI=10MΩ, CI=16pF 0.125 0.100 0.075 Vout 0.050 0.025 0.000 -5 0 5 10 15 20 25 30 35 40 45 50 55 60 Time (ms)














Figure 22: Large signal response at 3.3 V supply voltage Follower configuration, T=25°C Signal Amplitude (V) 0 Vcc=3.3V Vicm=Vrl=1.65V RI=10MΩ, CI=16pF ō 3 6 1 2 5 8 9 Time (ms)

Figure 23: Small signal response at 3.3 V supply voltage 30 Follower configuration, T=25°C 25 20 Signal Amplitude (mV) 15 10 0 -5 -10 -15 Vcc=3.3V -20 Vicm=Vrl=1.65V -25 RI=10M Ω , CI=16pF -30 Time (ms)











Figure 27: Bode diagram at 1.8 V supply voltage Gain 120 30 T=-40°C 90 15-60 30 🚉 Gain (dB) Phase T=85°C -30 Phase -60 -15 -90 Vcc=1.8V, Vicm=0.9V $G=101 (10k\Omega/1M\Omega)$ -120 -150 RI=10MΩ, CI=60pF, -180 100 1000 10000 Frequency (Hz)

Figure 28: Bode diagram at 3.3 V supply voltage Gain 120 T=-40°C 15 60 (dB) 30 <u></u> Phase (n T=85°C Gain -30 Phase T=25°C -60 -15 -90 Vcc=3.3V, Vicm=1.65V 120 G=101 (10kΩ/1MΩ) RI=10MΩ, CI=60pF, VrI=Vcc/2 1000 10000 Frequency (Hz)












Figure 33: Noise at 3.3 V supply voltage in follower configuration


(THANAU)


A 10000

Frequency (Hz)









4 Application information

4.1 Operating voltages

The TSU101, TSU102, and TSU104 series of amplifiers can operate from 1.5 V to 5.5 V. Their parameters are fully specified at 1.8 V, 3.3 V, and 5 V supply voltages and are very stable in the full $V_{\rm CC}$ range. Additionally, main specifications are guaranteed on the industrial temperature range from -40 to 85 ° C.

4.2 Rail-to-rail input

The TSU101, TSU102, and TSU104 series is built with two complementary PMOS and NMOS input differential pairs. Thus, these devices have a rail-to-rail input, and the input common mode range is extended from (V_{CC-}) - 0.1 V to (V_{CC-}) + 0.1 V.

The devices have been designed to prevent phase reversal behavior.

4.3 Input offset voltage drift over temperature

The maximum input voltage drift over the temperature variation is defined as the offset variation related to the offset value measured at 25 °C. The operational amplifier is one of the main circuits of the signal conditioning chain, and the amplifier input offset is a major contributor to the chain accuracy. The signal chain accuracy at 25 °C can be compensated during production at application level. The maximum input voltage drift over temperature enables the system designer to anticipate the effects of temperature variations.

The maximum input voltage drift over temperature is computed using *Equation 1*.

Equation 1

$$\frac{\Delta V_{io}}{\Delta T} = \max \left| \frac{V_{io}(T) - V_{io}(25 \,^{\circ}C)}{T - 25 \,^{\circ}C} \right|$$

with T = -40 °C and 85 °C.

The datasheet maximum value is guaranteed by measurements on a representative sample size ensuring a C_{pk} (process capability index) greater than 2.

4.4 Long term input offset voltage drift

To evaluate product reliability, two types of stress acceleration are used:

- Voltage acceleration, by changing the applied voltage
- Temperature acceleration, by changing the die temperature (below the maximum junction temperature allowed by the technology) with the ambient temperature.

The voltage acceleration has been defined based on JEDEC results, and is defined using *Equation 2*.

Equation 2

$$A_{FV} \,=\, e^{\beta\,.\,(V_S\,-\,V_U)}$$

Where:

A_{FV} is the voltage acceleration factor

b is the voltage acceleration constant in 1/V, constant technology parameter ($\beta = 1$)

V_S is the stress voltage used for the accelerated test

V_U is the voltage used for the application

The temperature acceleration is driven by the Arrhenius model, and is defined in *Equation 3*.

Equation 3

$$A_{FT} \,=\, e^{\frac{E_a}{k}\,\cdot\left(\frac{1}{T_U}-\frac{1}{T_S}\right)}$$

Where:

A_{FT} is the temperature acceleration factor

Ea is the activation energy of the technology based on the failure rate

k is the Boltzmann constant (8.6173 x 10⁻⁵ eVk⁻¹)

 T_U is the temperature of the die when V_U is used (°K)

T_S is the temperature of the die under temperature stress (°K)

The final acceleration factor, A_F , is the multiplication of the voltage acceleration factor and the temperature acceleration factor (*Equation 4*).

Equation 4

$$A_F = A_{FT} \times A_{FV}$$

 A_F is calculated using the temperature and voltage defined in the mission profile of the product. The A_F value can then be used in *Equation 5* to calculate the number of months of use equivalent to 1000 hours of reliable stress duration.

Equation 5

Months = $A_F \times 1000 \text{ h} \times 12 \text{ months} / (24 \text{ h} \times 365.25 \text{ days})$

To evaluate the op-amp reliability, a follower stress condition is used where V_{CC} is defined as a function of the maximum operating voltage and the absolute maximum rating (as recommended by JEDEC rules).

The V_{io} drift (in μV) of the product after 1000 h of stress is tracked with parameters at different measurement conditions (see *Equation 6*).

Equation 6

$$V_{CC} = maxV_{op} \text{ with } V_{icm} = V_{CC}/2$$

The long term drift parameter (ΔV_{io}), estimating the reliability performance of the product, is obtained using the ratio of the V_{io} (input offset voltage value) drift over the square root of the calculated number of months (*Equation 7*).

Equation 7

$$\Delta V_{io} = \frac{V_{io} drift}{\sqrt{(month s)}}$$

where V_{io} drift is the measured drift value in the specified test conditions after 1000 h stress duration.

4.5 Schematic optimization aiming for nanopower

To benefit from the full performance of the TSU10 series, the impedances must be maximized so that current consumption is not lost where it is not required.

For example, an aluminum electrolytic capacitance can have significantly high leakage. This leakage may be greater than the current consumption of the op-amp. For this reason, ceramic type capacitors are preferred.

For the same reason, big resistor values should be used in the feedback loop. However, there are three main limitations to be considered when choosing a resistor.

- When the TSU10x series is used with a sensor: the resistance connected between the sensor and the input must remain much higher than the impedance of the sensor itself.
- 2. Noise generated: a 100 k Ω resistor generates 40 nV/ \sqrt{Hz} , a bigger resistor value generates even more noise.
- Leakage on the PCB: leakage can be generated by moisture. This can be improved by using a specific coating process on the PCB.

4.6 PCB layout considerations

For correct operation, it is advised to add 10 nF decoupling capacitors as close as possible to the power supply pins.

Minimizing the leakage from sensitive high impedance nodes on the inputs of the TSU10x series can be performed with a guarding technique. The technique consists of surrounding high impedance tracks by a low impedance track (the ring). The ring is at the same electrical potential as the high impedance node.

Therefore, even if some parasitic impedance exists between the tracks, no leakage current can flow through them as they are at the same potential (see *Figure 38: "Guarding on the PCB"*).




Figure 38: Guarding on the PCB

4.7 Using the TSU10x series with sensors

The TSU10x series has MOS inputs, thus input bias currents can be guaranteed down to 5 pA maximum at ambient temperature. This is an important parameter when the operational amplifier is used in combination with high impedance sensors.

The TSU101, TSU102, and TSU104 series is perfectly suited for trans-impedance configuration as shown in *Figure 39: "Trans-impedance amplifier schematic"*. This configuration allows a current to be converted into a voltage value with a gain set by the user. It is an ideal choice for portable electrochemical gas sensing or photo/UV sensing applications. The TSU10x series, using trans-impedance configuration, is able to provide a voltage value based on the physical parameter sensed by the sensor.


Electrochemical gas sensors

The output current of electrochemical gas sensors is generally in the range of tens of nA to hundreds of μ A. As the input bias current of the TSU101, TSU102, and TSU104 is very low (see *Figure 9*, *Figure 10*, and *Figure 11*) compared to these current values, the TSU10x series is well adapted for use with the electrochemical sensors of two or three electrodes. *Figure 40: "Potentiostat schematic using the TSU101 (or TSU102)"* shows a potentiostat (electronic hardware required to control a three-electrode cell) schematic using the TSU101, TSU102, and TSU104. In such a configuration, the devices minimize leakage in the reference electrode compared to the current being measured on the working electrode.

Sensor: electrochemical photodiode/UV

Figure 39: Trans-impedance amplifier schematic





4.8 Fast desaturation

When the TSU101, TSU102, and TSU104 operational amplifiers go into saturation mode, they take a short period of time to recover, typically thirty microseconds. When recovering after saturation, the TSU10x series does not exhibit any voltage peaks that could generate issues (such as false alarms) in the application (see Figure 17). This is because the internal gain of the amplifier decreases smoothly when the output signal gets close to the V_{CC+} or V_{CC-} supply rails (see *Figure 15* and *Figure 16*).

Thus, to maintain signal integrity, the user should take care that the output signal stays at 100 mV from the supply rails.

With a trans-impedance schematic, a voltage reference can be used to keep the signal away from the supply rails.

4.9 Using the TSU10x series in comparator mode

The TSU10x series can be used as a comparator. In this case, the output stage of the device always operates in saturation mode. In addition, Figure 4 shows the current consumption is not bigger and even decreases smoothly close to the rails. The TSU101, TSU102, and TSU104 are obviously operational amplifiers and are therefore optimized to be used in linear mode. We recommend to use the TS88 series of nanopower comparators if the primary function is to perform a signal comparison only.

4.10 **ESD** structure of TSU10x series

The TSU101, TSU102, and TSU104 are protected against electrostatic discharge (ESD) with dedicated diodes (see Figure 41: "ESD structure"). These diodes must be considered at application level especially when signals applied on the input pins go beyond the power supply rails (V_{CC+} or V_{CC-}).

TSU101

Figure 41: ESD structure

Current through the diodes must be limited to a maximum of 10 mA as stated in Table 1: "Absolute maximum ratings (AMR)". A serial resistor or a Schottky diode can be used on the inputs to improve protection but the 10 mA limit of input current must be strictly observed.

5 Package information

In order to meet environmental requirements, ST offers these devices in different grades of $ECOPACK^{\otimes}$ packages, depending on their level of environmental compliance. $ECOPACK^{\otimes}$ specifications, grade definitions and product status are available at: www.st.com. $ECOPACK^{\otimes}$ is an ST trademark.

5.1 SC70-5 (or SOT323-5) package information

DMENSIONS IN IMM

SIDE VIEW

GAUGE PLANE

A1

COPLANAR LEADS

D

SEATING PLANE

D

SEATING PLANE

D

M

SIDE VIEW

TOP VIEW

Figure 42: SC70-5 (or SOT323-5) package outline

Table 6: SC70-5 (or SOT323-5) mechanical data

			Dime	nsions		
Ref.		Millimeters			Inches	
	Min.	Тур.	Max.	Min.	Тур.	Max.
Α	0.80		1.10	0.315		0.043
A1			0.10			0.004
A2	0.80	0.90	1.00	0.315	0.035	0.039
b	0.15		0.30	0.006		0.012
С	0.10		0.22	0.004		0.009
D	1.80	2.00	2.20	0.071	0.079	0.087
Е	1.80	2.10	2.40	0.071	0.083	0.094
E1	1.15	1.25	1.35	0.045	0.049	0.053
е		0.65			0.025	
e1		1.30			0.051	
L	0.26	0.36	0.46	0.010	0.014	0.018
<	0°		8°	0°		8°

5.2 SOT23-5 package information




Figure 43: SOT23-5 package outline

Table 7: SOT23-5 mechanical data

			Dimer	sions		
Ref.		Millimeters			Inches	
	Min.	Тур.	Max.	Min.	Тур.	Max.
А	0.90	1.20	1.45	0.035	0.047	0.057
A1			0.15			0.006
A2	0.90	1.05	1.30	0.035	0.041	0.051
В	0.35	0.40	0.50	0.014	0.016	0.020
С	0.09	0.15	0.20	0.004	0.006	0.008
D	2.80	2.90	3.00	0.110	0.114	0.118
D1		1.90			0.075	
е		0.95			0.037	
Е	2.60	2.80	3.00	0.102	0.110	0.118
F	1.50	1.60	1.75	0.059	0.063	0.069
L	0.10	0.35	0.60	0.004	0.014	0.024
K	0 degrees		10 degrees	0 degrees		10 degrees

5.3 DFN8 2x2 package information

D Þ В PIN 1 INDEX AREA Ш 0.10 C 2x TOP VIEW // 0.10 C SIDE VIEW 0.08 C е b (8 plcs) PIN 1 INDEX AREA **⊕** 0.10**⊛** C A B Pin#1 ID BOTTOM VIEW

Figure 44: DFN8 2x2 package outline

Table 8: DFN8 2x2 mechanical data

			Dimer	nsions					
Ref.		Millimeters			Inches	Max. 0.031 0.002 0.010			
	Min.	Тур.	Max.	Min.	Тур.	Max.			
А	0.70	0.75	0.80	0.028	0.030	0.031			
A1	0.00	0.02	0.05	0.000	0.001	0.002			
b	0.15	0.20	0.25	0.006	0.008	0.010			
D		2.00			0.079				
Е		2.00			0.079				
е		0.50			0.020				
L	0.045	0.55	0.65	0.018	0.022	0.026			
N		8							

5.4 MiniSO8 package information


Figure 45: MiniSO8 package outline

Table 9: MiniSO8 mechanical data

	Dimensions					
Ref.	Millimeters			Inches		
	Min.	Тур.	Max.	Min.	Тур.	Max.
А			1.1			0.043
A1	0		0.15	0		0.006
A2	0.75	0.85	0.95	0.030	0.033	0.037
b	0.22		0.40	0.009		0.016
С	0.08		0.23	0.003		0.009
D	2.80	3.00	3.20	0.11	0.118	0.126
Е	4.65	4.90	5.15	0.183	0.193	0.203
E1	2.80	3.00	3.10	0.11	0.118	0.122
е		0.65			0.026	
L	0.40	0.60	0.80	0.016	0.024	0.031
L1		0.95			0.037	
L2		0.25			0.010	
k	0°		8°	0°		8°
ccc			0.10			0.004

5.5 QFN16 3x3 package information

Figure 46: QFN16 3x3 mm package outline






The exposed pad is not internally connected and can be set to ground.

577

Table 10: QFN16 3x3 mm mechanical data

	Dimensions					
Ref.		Millimeters			Inches	
	Min.	Тур.	Max.	Min.	Тур.	Max.
А	0.80	0.90	1.00	0.031	0.035	0.039
A1	0		0.05	0		0.002
А3		0.20			0.008	
b	0.18		0.30	0.007		0.012
D	2.90	3.00	3.10	0.114	0.118	0.122
D2	1.50		1.80	0.059		0.071
Е	2.90	3.00	3.10	0.114	0.118	0.122
E2	1.50		1.80	0.059		0.071
е		0.50			0.020	
L	0.30		0.50	0.012		0.020

Figure 47: QFN16 3x3 mm recommended footprint



5.6 TSSOP14 package information

D E1

A2 A

AA2 A

SEATING
PLANE
C

GAGE PLANE
C

PIN 1 IDENTIFICATION

1

PIN 1 IDENTIFICATION

1

PIN 2 IDENTIFICATION

1

PIN 3 IDENTIFICATION

1

PIN 4 IDENTIFICATION

1

PIN 4 IDENTIFICATION

1

PIN 5 IDENTIFICATION

1

PIN 1 IDENTIFICATION

1

PIN 1 IDENTIFICATION

1

PIN 2 IDENTIFICATION

1

PIN 3 IDENTIFICATION

1

PIN 4 IDENTIFICATION

1

PIN 5 IDENTIFICATION

1

PIN 6 IDENTIFICATION

1

PIN 1 IDENTIFICATION

Figure 48: TSSOP14 package outline

Table 11: TSSOP14 mechanical data

	Dimensions					
Ref.		Millimeters			Inches	
	Min.	Тур.	Max.	Min.	Тур.	Max.
А			1.20			0.047
A1	0.05		0.15	0.002	0.004	0.006
A2	0.80	1.00	1.05	0.031	0.039	0.041
b	0.19		0.30	0.007		0.012
С	0.09		0.20	0.004		0.0089
D	4.90	5.00	5.10	0.193	0.197	0.201
Е	6.20	6.40	6.60	0.244	0.252	0.260
E1	4.30	4.40	4.50	0.169	0.173	0.176
е		0.65			0.0256	
L	0.45	0.60	0.75	0.018	0.024	0.030
L1		1.00			0.039	
k	0°		8°	0°		8°
aaa			0.10			0.004

6 Ordering information

Table 12: Order codes

Order code	Temperature range	Package	Packing	Marking
TSU101ICT		SC70-5		K22
TSU101ILT		SOT23-5		K160
TSU101RICT		SC70-5		K24
TSU101RILT	-40 °C to 85 °C	SOT23-5	Tape and reel	K169
TSU102IQ2T		DFN8 2x2		K24
TSU102IST		MiniSO8		K160
TSU104IQ4T		QFN16 3x3		K160
TSU104IPT		TSSOP14		TSU104I

7 Revision history

Table 13: Document revision history

Date	Revision	Changes
16-Apr-2013	1	Initial release
02-Jul-2013	2	Added the TSU102 and TSU104 devices and updated the datasheet accordingly. Added the silhouettes, pin connections, and package information for DFN8 2x2, MiniSO8, QFN16 3x3, and TSSOP14. Added Figure 36 and Figure 37
04-Sep-2015 3		Updated title of <i>Figure 31</i> Replaced QFN16 3x3 package information (outline, mechanical data, and footprint).

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics - All rights reserved



Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

STMicroelectronics:

TSU101ICT TSU101ILT TSU101RICT TSU101RILT TSU102IQ2T TSU102IST TSU104IPT TSU104IQ4T