Power MOSFET -10 Amps, -20 Volts P-Channel Enhancement-Mode Single SOIC-8 Package

Features

- Ultra Low R_{DS(on)}
- Higher Efficiency Extending Battery Life
- Logic Level Gate Drive
- Miniature SOIC-8 Surface Mount Package
- Diode Exhibits High Speed, Soft Recovery
- Avalanche Energy Specified
- SOIC-8 Mounting Information Provided
- Pb-Free Package is Available

Applications

• Power Management in Portable and Battery–Powered Products, i.e.: Cellular and Cordless Telephones and PCMCIA Cards

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	V _{DSS}	-20	Vdc
Gate-to-Source Voltage - Continuous	V _{GS}	±12	Vdc
Thermal Resistance – Junction–to–Ambient (Note 1) Total Power Dissipation @ $T_A = 25^{\circ}C$ Continuous Drain Current @ $25^{\circ}C$ Continuous Drain Current @ $70^{\circ}C$ Maximum Operating Power Dissipation Maximum Operating Drain Current Pulsed Drain Current (Note 3)	R _{0JA} P _D I _D P _D I _D I _{DM}	50 2.5 -10 -8.0 0.6 -5.5 -50	₩Q° ₩ A ₩ A ₩ A A
Thermal Resistance – Junction–to–Ambient (Note 2) Total Power Dissipation @ $T_A = 25^{\circ}C$ Continuous Drain Current @ $25^{\circ}C$ Continuous Drain Current @ $70^{\circ}C$ Maximum Operating Power Dissipation Maximum Operating Drain Current Pulsed Drain Current (Note 3)	R _{θJA} P _D I _D P _D I _D I _{DM}	80 1.6 -8.8 -6.4 0.4 -4.5 -44	₩ S A A A A A A A A
Operating and Storage Temperature Range	T _J , T _{stg}	– 55 to +150	°C
$ \begin{array}{l} \mbox{Single Pulse Drain-to-Source Avalanche Energy - Starting T_J = $25^{\circ}C$ \\ (V_{DD}$ = -20 Vdc, V_{GS} = -4.5 Vdc, $Peak I_L$ = 5.0 Apk, L = 40 mH, R_G = $25 Ω) \\ \end{array} $	E _{AS}	500	mJ
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	ΤL	260	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. Mounted onto a 2" square FR-4 Board

- (1 in sq, Cu 0.06" thick single sided), t = 10 seconds.
- 2. Mounted onto a 2" square FR-4 Board

(1 in sq, Cu 0.06" thick single sided), t = steady state.


3. Pulse Test: Pulse Width < 300 μ s, Duty Cycle < 2%.




ON Semiconductor®

http://onsemi.com

-10 AMPERES -20 VOLTS 14 mΩ @ V_{GS} = -4.5 V





(Note: Microdot may be in either location)

ORDERING INFORMATION


Device	Package	Shipping [†]
NTMS10P02R2	SOIC-8	2500/Tape & Reel
NTMS10P02R2G	SOIC-8 (Pb-Free)	2500/Tape & Reel


+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

ELECTRICAL CHARACTERISTICS ($T_C = 25^{\circ}C$ unless otherwise noted) (Note 4)

Characteristic			Min	Тур	Max	Unit
OFF CHARACTERISTICS						
Drain-to-Source Breakdown Voltage		V _{(BR)DSS}			-	Vdc
(V _{GS} = 0 Vdc, I _D = -250 μAdc) Temperature Coefficient (Positive)			-20 -	-12.1		mV/°C
Zero Gate Voltage Drain Current	05°C)	I _{DSS}			1.0	μAdc
(V _{DS} = −20 Vdc, V _{GS} = 0 Vdc, T _J = 25°C) (V _{DS} = −20 Vdc, V _{GS} = 0 Vdc, T _J = 70°C)			-	_	-1.0 -5.0	
$(v_{DS} = -20 \text{ Vdc}, v_{GS} = 0 \text{ Vdc}, 1 \text{ J} = 70 \text{ C})$ Gate-Body Leakage Current $(V_{GS} = -12 \text{ Vdc}, V_{DS} = 0 \text{ Vdc})$			_	_	-100	nAdc
Gate-Body Leakage Current		I _{GSS}				nAdc
$(V_{GS} = +12 \text{ Vdc}, V_{DS} = 0 \text{ Vdc})$		1035	-	-	100	1
ON CHARACTERISTICS				•		•
Gate Threshold Voltage		V _{GS(th)}	 I		[Vdc
$(V_{DS} = V_{GS}, I_D = -250 \ \mu Adc)$ Temperature Coefficient (Negative)		~ /	-0.6 _	-0.88 2.8	-1.20 -	mV/°C
Static Drain-to-Source On-State F	Desistence	D		2.0	_	
$(V_{GS} = -4.5 \text{ Vdc}, I_D = -10 \text{ Adc})$	lesistance	R _{DS(on)}	_	0.012	0.014 0.020	Ω
$(V_{GS} = -2.5 \text{ Vdc}, I_D = -8.8 \text{ Adc})$			-	0.017		
Forward Transconductance (V_{DS} =	–10 Vdc, I _D = –10 Adc)	9 _{FS}	Ι	30	-	Mhos
OYNAMIC CHARACTERISTICS						
Input Capacitance		C _{iss}	-	3100	3640	pF
Output Capacitance	(V _{DS} = -16 Vdc, V _{GS} = 0 Vdc, f = 1.0 MHz)	C _{oss}	-	1100	1670	
Reverse Transfer Capacitance		C _{rss}	_	475	1010	1
SWITCHING CHARACTERISTICS (Notes 5 & 6)					
Turn-On Delay Time		t _{d(on)}	_	25	35	ns
Rise Time	$(V_{DD} = -10 \text{ Vdc}, I_D = -1.0 \text{ Adc},$	t _r	_	40	65	
Turn-Off Delay Time	$V_{GS} = -4.5 \text{ Vdc},$ $R_G = 6.0 \Omega$	t _{d(off)}	-	110	190	
Fall Time		t _f	-	110	190	
Turn-On Delay Time		t _{d(on)}	-	25	-	ns
Rise Time	$(V_{DD} = -10 \text{ Vdc}, I_D = -10 \text{ Adc},$	t _r	_	100	_	
Turn-Off Delay Time	V _{GS} = -4.5 Vdc, R _G = 6.0 Ω)	t _{d(off)}	_	100	_	
Fall Time		t _f	_	125	_	
Total Gate Charge		Q _{tot}	-	48	70	nC
Gate-Source Charge	(V _{DS} = -10 Vdc, V _{GS} = -4.5 Vdc,	Q _{gs}	_	6.5	_	
Gate-Drain Charge	$I_D = -10$ Adc)	Q _{gd}	_	17	_	_
BODY-DRAIN DIODE RATINGS (No	pte 5)	gu				
Diode Forward On-Voltage	$(I_{\rm S} = -2.1 \text{ Adc}, V_{\rm GS} = 0 \text{ Vdc})$	V _{SD}	_	-0.72	-1.2	Vdc
Ŭ	$(I_{\rm S} = -2.1 \text{ Adc}, V_{\rm GS} = 0 \text{ Vdc}, T_{\rm J} = 125^{\circ}\text{C})$	00	-	-0.60	-	
Diode Forward On-Voltage		V _{SD}	_	-0.90 -0.75		Vdc
Reverse Recovery Time	(I _S = −2.1 Adc, V _{GS} = 0 Vdc,	t _{rr}	_	65	100	ns
		ta	_	25	_	
		-a				
	dI _S /dt = 100 A/µs)	t _b	_	40	_	1

Handling precautions to protect against electrostatic discharge is mandatory.
Indicates Pulse Test: Pulse Width = 300 μs max, Duty Cycle = 2%.
Switching characteristics are independent of operating junction temperature.











Figure 7. Capacitance Variation



DRAIN-TO-SOURCE DIODE CHARACTERISTICS





Figure 11. Diode Forward Voltage versus Current

Figure 12. Maximum Rated Forward Biased Safe Operating Area






10 Rthja(t)EFFECTIVE TRANSIENT THERMAL RESISTANCE 1.0 T D = 0.5 0.2 # TH 0.1 0.1 Normalized to θ ja at 10s. 0.05 🏥 0.02 Chip 0.0163 Ω 0.0652 Ω **0.1988** Ω 0.6411 Ω 0.9502 Ω 0.01 0 0.01 0.0307 F 0.1668 F 1 9437 F 0.5541 F 72.416 F Ambient SINGLE PULSE 1111 0.001 1.0E-01 1.0E-05 1.0E-04 1.0E-03 1.0E-02 1.0E+00 1.0E+01 1.0E+02 1.0E+03 t, TIME (s)

TYPICAL ELECTRICAL CHARACTERISTICS

Figure 14. Thermal Response

PACKAGE DIMENSIONS



NOTES:

1. DIMENSIONING AND TOLERANCING PER

- ANSI Y14.5M, 1982. CONTROLLING DIMENSION: MILLIMETER. 2
- DIMENSION A AND B DO NOT INCLUDE 3.
- MOLD PROTRUSION MAXIMUM MOLD PROTRUSION 0.15 (0.006) 4
- PER SIDE. DIMENSION D DOES NOT INCLUDE DAMBAR 5.
- PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

751-01 THRU 751-06 ARE OBSOLETE. NEW STANDARD IS 751-07

	MILLIMETERS		INCHES		
DIM	MIN	MAX	MIN	MAX	
Α	4.80	5.00	0.189	0.197	
В	3.80	4.00	0.150	0.157	
С	1.35	1.75	0.053	0.069	
D	0.33	0.51	0.013	0.020	
G	1.27 BSC		0.050 BSC		
н	0.10	0.25	0.004	0.010	
J	0.19	0.25	0.007	0.010	
к	0.40	1.27	0.016	0.050	
М	0 °	8 °	0 °	8 °	
Ν	0.25	0.50	0.010	0.020	
S	5.80	6.20	0.228	0.244	

STYLE 12:

 $\left(\frac{\text{mm}}{\text{inches}}\right)$

SCALE 6:1

SOURCE PIN 1 2. SOURCE

З. SOURCE

4. GATE

- 5. DRAIN
- 6. DRAIN 7. DRAIN
- 8. DRAIN

*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and 💷 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILC does not convey any license under its patent rights nor the rights of others. SCILC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 61312, Phoenix, Arizona 85082-1312 USA Phone: 480-829-7710 or 800-344-3860 Toll Free USA/Canada Fax: 480-829-7709 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center 2-9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051 Phone: 81-3-5773-3850

ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

ON Semiconductor: NTMS10P02R2