

160-W STEREO / 300-W MONO PurePath™ HD DIGITAL-INPUT POWER STAGE

Check for Samples: TAS5616

FEATURES

- PurePath™ HD Enabled Integrated Feedback Provides:
 - Signal Bandwidth up to 80 kHz for High-Frequency Content From HD Sources
 - Ultralow 0.03% THD at 1 W into 8 Ω
 - Flat THD at All Frequencies for Natural Sound
 - 80-dB PSRR (BTL, No Input Signal)
 - >100-dB (A-weighted) SNR
 - Click- and Pop-Free Startup
 - Minimal External Components Compared to Discrete Solutions
- Multiple Configurations Possible on the Same PCB With Stuffing Options:
 - Mono Parallel Bridge-Tied Load (PBTL)
 - Stereo Bridge-Tied Load (BTL)
 - 2.1 Single-Ended Stereo Pair and Bridge-Tied Load Subwoofer
 - Quad Single-Ended Outputs
- Total Output Power at 10% THD+N
 - 330 W in Mono PBTL Configuration
 - 160 W per Channel in Stereo BTL Configuration
 - 80 W per Channel in Quad Single-Ended Configuration
- High-Efficiency Power Stage (>90%) With 120-mΩ Output MOSFETs
- Two Thermally Enhanced Package Options:
 - PHD (64-Pin QFP)
 - DKD (44-Pin PSOP3)
- Self-Protection Design (Including Undervoltage, Overtemperature, Clipping, and Short-Circuit Protection) With Error Reporting
- EMI Compliant When Used With Recommended System Design

APPLICATIONS

- Mini Combo System
- AV Receivers
- DVD Receivers
- Active Speakers


DESCRIPTION

The TAS5616 is a high-performance PWM-input class-D amplifier with integrated closed-loop feedback technology (known as PurePathTM HD technology). It has the ability to drive up to 160-W (1) stereo into $8-\Omega$ speakers from a single 50-V supply.

PurePath[™] HD technology enables traditional AB-amplifier performance (<0.03% THD) levels while providing the power efficiency of traditional class-D amplifiers.

Ultralow 0.03% THD+N is flat across all frequencies, ensuring that the amplifier does not add uneven distortion characteristics, and helps maintain a natural sound.

The efficiency of this class-D amplifier is greater than 90%. Undervoltage protection, overtemperature, clipping, short-circuit and overcurrent protection are all integrated, safeguarding the device and speakers against fault conditions that could damage the system.



(1) Achievable output power levels are dependent on the thermal configuration of the target application. A high performance thermal interface material between the package exposed thermal pad and the heat sink should be used to achieve high output power levels.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PurePath HD is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.


DEVICE INFORMATION

Terminal Assignment


The TAS5616 is available in two thermally enhanced packages:

- 44-Pin PSOP3 package (DKD)
- 64-Pin QFP (PHD) Power Package

Both package types contain a heat slug that is located on the top side of the device for convenient thermal coupling to the heat sink.







Submit Documentation Feedback



MODE SELECTION PINS

M	ODE PI	NS	ANALOG	OUTPUT	DESCRIPTION				
М3	M2	M1	INPUT ⁽¹⁾	CONFIGURATION	DESCRIPTION				
0	0	0	2N	2 × BTL	AD mode				
0	0	1	_	_	Reserved				
0	1	0	2N	2 × BTL	BD mode				
0	1	1	1N	1 x BTL +2 x SE	AD mode				
1	0	0	1N	4 × SE	AD mode				
					INPUT_C ⁽²⁾	INPUT_D ⁽²⁾			
1	0	1	2N	1 × PBTL	0	0	AD mode		
			1	0	BD mode				
1	1	0			Danamand				
1	1	1		Reserved					

⁽¹⁾ The 1N and 2N naming convention is used to indicate the number of PWM lines to the power stage per channel in a specific mode.

PACKAGE HEAT DISSIPATION RATINGS(1)

PARAMETER	TAS5616PHD	TAS5616DKD
R _{0JC} (°C/W) – 2 BTL or 4 SE channels	3.63	2.52
R _{θJC} (°C/W) – 1 BTL or 2 SE channel(s)	5.95	3.22
R _{θJC} (°C/W) − 1 SE channel	9.9	6.9
Pad Area (2)	49 mm ²	80 mm ²

⁽¹⁾ J_C is junction-to-case, C_H is case-to-heat sink

Table 1. ORDERING INFORMATION(1)

T _A	PACKAGE	DESCRIPTION
0°C-70°C	TAS5616PHD	64 pin HTQFP
0°C-70°C	TAS5616DKD	44 pin PSOP3

⁽¹⁾ For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

⁽²⁾ INPUT_C and D are used to select between a subset of AD and BD mode operations in PBTL mode (1=VREG and 0=AGND)..

⁽²⁾ R_{0CH} is an important consideration. Assume a 2-mil thickness of typical thermal grease between the pad area and the heat sink and both channels active. The R_{0CH} with this condition is 1.22°C/W for the PHD package and 1.02°C/W for the DKD package



ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range unless otherwise noted (1)

	TAS5616		UNIT
VDD to AGND		-0.3 to 13.2	V
GVDD to AGND		-0.3 to 13.2	V
PVDD_X to GND_X ⁽²⁾		-0.3 to 69.0	V
OUT_X to GND_X ⁽²⁾		-0.3 to 69.0	V
BST_X to GND_X ⁽²⁾		-0.3 to 82.2	V
BST_X to GVDD_X ⁽²⁾		-0.3 to 69.0	V
VREG to AGND		-0.3 to 4.2	V
GND_X to GND		-0.3 to 0.3	V
GND_X to AGND		-0.3 to 0.3	V
GND to AGND		-0.3 to 0.3	V
OC_ADJ, M1, M2, M3, VI_CM, C_S	STARTUP, PSU_REF to AGND	-0.3 to 4.2	V
INPUT_X		-0.3 to 5.0	V
$\overline{RESET}, \overline{SD}, \overline{OTW1}, \overline{OTW2}, \overline{CLIP},$	READY to AGND	-0.3 to 7.0	V
Maximum continuous sink current (SD, OTW1, OTW2, CLIP, READY)	9	mA
Maximum operating junction tempe	rature range, T _J	0 to 150	°C
Storage temperature, T _{stg}		-40 to 150	°C
The etre etetie die eherge	Human-Body Model (3) (all pins)	±2	kV
Electrostatic discharge	Charged-Device Model (3) (all pins)	±500	V

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

			MIN	NOM	MAX	UNIT
DVDD	Half-bridge supply	DC averal verticas	25	50	52.5	
PVDD_x	Half-bridge supply, BTL 4Ω load	Half-bridge supply, BTL 4Ω load		38	40	V
GVDD_x	Supply for logic regulators and gate-drive circuitry	DC supply voltage	10.8	12	13.2	V
VDD	Digital regulator supply voltage	DC supply voltage	10.8	12	13.2	٧
R _L (BTL)	Load impedance	Output filter according to schematics in the application	7	8		
R _L (SE)			3.5	4		Ω
R _L (PBTL)		information section.	3.5	4		
L _{OUTPUT} (BTL)			14	15		
L _{OUTPUT} (SE)	Output filter inductance	Minimum output inductance under short-circuit condition	14	15		μΗ
L _{OUTPUT} (PBTL)		onort on our containen	14	15		
F _{PWM}	PWM frame rate		352	384	500	kHz
T_J	Junction temperature		0		150	°C

Submit Documentation Feedback

Copyright © 2009–2010, Texas Instruments Incorporated

⁽²⁾ These voltages represents the DC voltage + peak AC waveform measured at the terminal of the device in all conditions.

³⁾ Failure to follow good anti-static ESD handling during manufacture and rework will contribute to device malfunction. Please ensure operators handling the device are adequately grounded through the use of ground straps or alternative ESD protection.



TERMINAL FUNCTIONS

TEI	RMINAL			TERMINAL FUNCTIONS		
NAME	PHD	DKD	FUNCTION ⁽¹⁾	DESCRIPTION		
NAME	NO.	NO.				
AGND	8	10	Р	Analog ground		
BST_A	54	43	Р	HS bootstrap supply (BST), external 0.033 μF capacitor to OUT_A required.		
BST_B	41	34	Р	HS bootstrap supply (BST), external 0.033 μF capacitor to OUT_B required.		
BST_C	40	33	Р	HS bootstrap supply (BST), external 0.033 μF capacitor to OUT_C required.		
BST_D	27	24	Р	HS bootstrap supply (BST), external 0.033 μF capacitor to OUT_D required.		
C_STARTUP	3	5	0	Startup ramp requires a charging capacitor of 4.7 nF to AGND		
CLIP	18	_	0	Clipping warning; open drain; active low		
GND	7, 23, 24, 57, 58	9	Р	Ground		
GND_A	48, 49	38	Р	Power ground for half-bridge A		
GND_B	46, 47	37	Р	Power ground for half-bridge B		
GND_C	34, 35	30	Р	Power ground for half-bridge C		
GND_D	32, 33	29	Р	Power ground for half-bridge D		
GVDD_A	55	_	Р	Gate drive voltage supply requires 0.1 µF capacitor to AGND		
GVDD_AB	_	44	Р	Gate drive voltage supply requires 0.22 μF capacitor to AGND		
GVDD_B	56	_	Р	Gate drive voltage supply requires 0.1 μF capacitor to AGND		
GVDD_C	25	_	Р	Gate drive voltage supply requires 0.1 μF capacitor to AGND		
GVDD_CD	_	23	Р	Gate drive voltage supply requires 0.22 μF capacitor to AGND		
GVDD_D	26	_	Р	Gate drive voltage supply requires 0.1 μF capacitor to AGND		
INPUT_A	4	6	1	Input signal for half bridge A		
INPUT_B	5	7	1	Input signal for half bridge B		
INPUT_C	10	12	1	Input signal for half bridge C		
INPUT_D	11	13	I	Input signal for half bridge D		
M1	20	20	1	Mode selection		
M2	21	21	I	Mode selection		
M3	22	22	1	Mode selection		
NC	59-62	_	_	No connect, pins may be grounded.		
NC	13	15	_	No connect, pins may be grounded.		
NC	14	16	_	No connect, pins may be grounded.		
OC_ADJ	1	3	0	Analog over current programming pin requires resistor to ground. 64 pin QFP package (PHD) = 22 k Ω 44 pin PSOP3 Package (DKD) = 24 k Ω		
OTW	_	18	0	Overtemperature warning signal, open drain, active low.		
OTW1	16	_	0	Overtemperature warning signal, open drain, active low.		
OTW2	17	_	0	Overtemperature warning signal, open drain, active low.		
OUT_A	52, 53	39, 40	0	Output, half bridge A		
OUT_B	44, 45	36	0	Output, half bridge B		
OUT_C	36, 37	31	0	Output, half bridge C		
OUT_D	28, 29	27, 28	0	Output, half bridge D		
PSU_REF	63	1	Р	PSU Reference requires close decoupling of 4.7 μF to AGND		
PVDD_A	50, 51	41, 42	Р	Power supply input for half bridges A requires close decoupling of 2.2-µF capacitor to GND_A		
PVDD_B	42, 43	35	Р	Power supply input for half bridges B requires close decoupling of 2.2-µF capacitor to GND_B		
PVDD_C	38, 39	32	Р	Power supply input for half bridges C requires close decoupling of 2.2-μF capacitor to GND_C		
PVDD_D	30, 31	25, 26	Р	Power supply input for half bridges D requires close decoupling of 2.2-μF capacitor to GND_D		
READY	19	19	0	Normal operation; open drain; active high		
RESET	2	4	1	Device reset Input; active low		
	15	17	0			
SD	15	17	0	Shutdown signal, open drain, active low		


(1) I = Input, O = Output, P = Power



TERMINAL FUNCTIONS (continued)

TERMINAL				
NAME	PHD NO.	DKD NO.	FUNCTION ⁽¹⁾	DESCRIPTION
VDD	64	2	Р	Power supply for digital voltage regulator requires a 10-μF capacitor in parallel with a 0.1-μF capacitor to GND for decoupling.
VI_CM	6	8	0	Analog comparator reference input requires close decoupling of 4.7 µF to AGND
VREG	9	11	Р	Digital regulator supply filter pin requires 0.1-μF capacitor to AGND


TYPICAL SYSTEM BLOCK DIAGRAM



*NOTE1: Logic AND in or outside microcontroller



FUNCTIONAL BLOCK DIAGRAM





AUDIO CHARACTERISTICS (BTL)

Audio performance is recorded as a chipset consisting of a TAS5518 PWM Processor (modulation index limited to 97.7%) and a TAS5616 power stage. PCB and system configuration are in accordance with recommended guidelines. Audio frequency = 1kHz, PVDD_X = 50 V, GVDD_X = 12 V, $R_L = 4\Omega$, $R_S = 384$ kHz, $R_{OC} = 24$ k Ω , $R_C = 75$ °C, Output Filter: $R_{DEM} = 15 \, \mu$ H, $R_{DEM} = 680 \, n$ F, MODE = 000, unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
Ь	Dower output nor channel	$R_L = 8 \Omega$, 10% THD+N	160		W
Po	Power output per channel	$R_L = 8 \Omega$, 1% THD+N	125		VV
THD+N	Total harmonic distortion + noise	1 W	0.03%		
V _n	Output integrated noise	A-weighted, TAS5518 Modulator	185		μV
Vos	Output offset supply	No signal	40	150	mV
SNR	Signal to noise ratio ⁽¹⁾	A-weighted, TAS5518 Modulator	103		dB
DNR	Dynamic range	A-weighted, input level –60 dBFS using TAS5518 modulator	103		dB
P _{idle}	Power dissipation due to idle losses (IPVDD_X)	P _O = 0, 4 channels switching ⁽²⁾	1.8		W

- (1) SNR is calculated relative to 1% THD+N output level.
- (2) Actual system idle losses also are affected by core losses of output inductors.

AUDIO SPECIFICATION (Single-Ended Output)

Audio performance is recorded as a chipset consisting of a TAS5086 PWM Processor (modulation index limited to 97.7%) and a TAS5616 power stage. PCB and system configuration are in accordance with recommended guidelines. Audio frequency = 1kHz, PVDD_X = 50 V, GVDD_X = 12 V, $R_L = 4\Omega$, $f_S = 384$ kHz, $R_{OC_PHD} = 22$ k Ω , or $R_{OC_DLD} = 24$ k Ω , $T_C = 75^{\circ}$ C, Output Filter: $L_{DEM} = 15$ μ H, $C_{DEM} = 330$ nF, MODE = 100, unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
Б	Davis a side id a an ab as a al	$R_L = 4 \Omega$, 10%, THD+N	75		۱۸/
Po	Power output per channel	$R_L = 4 \Omega$, 0 dBFS	60		W
THD+N	Total harmonic distortion + noise	1 W	0.05%		
V _n	Output integrated noise	A-weighted, TAS5086 modulator	170		μV
SNR	Signal to noise ratio (1)	A-weighted, TAS5086 modulator	98		dB
DNR	Dynamic range	A-weighted, input level –60 dBFS using TAS5086 modulator	98		dB
P _{idle}	Power dissipation due to idle losses (IPVDD X)	P _O = 0, 4 channels switching ⁽²⁾	2		W

- (1) SNR is calculated relative to 1% THD+N output level
- (2) Actual system idle losses are affected by core losses of output inductors.

AUDIO SPECIFICATION (PBTL)

Audio performance is recorded as a chipset consisting of a TAS5518 PWM Processor (modulation index limited to 97.7%) and a TAS5616 power stage. PCB and system configuration are in accordance with recommended guidelines. Audio frequency = 1kHz, PVDD_X = 50 V, GVDD_X = 12 V, $R_L = 4\Omega$, $R_S = 384$ kHz, $R_{OC_PHD} = 22$ k $R_C_DKD} = 24$ k R_C_D

	DEM TO PROTE TO THE STATE OF TH	,			
	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
	Dower output per channel	$R_L = 4 \Omega$, 10%, THD+N	300		W
	Power output per channel	$R_L = 4 \Omega$, 1%, THD+N	210		VV
THD+N	Total harmonic distortion + noise	1 W	0.03%		
V _n	Output integrated noise	A-weighted, TAS5518 modulator	180		μV
SNR	Signal to noise ratio ⁽¹⁾	A-weighted, TAS5518 modulator	103		dB
DNR	Dynamic range	A-weighted, input level –60 dBFS using TAS5518 modulator	103		dB
P _{idle}	Power dissipation due to idle losses (IPVDD_X)	P _O = 0, 4 channels switching ⁽²⁾	1.8		W

- (1) SNR is calculated relative to 1% THD+N output level
- (2) Actual system idle losses are affected by core losses of output inductors.

Submit Documentation Feedback

Copyright © 2009–2010, Texas Instruments Incorporated



ELECTRICAL CHARACTERISTICS

 $PVDD_X = 50 \text{ V}$, $GVDD_X = 12 \text{ V}$, VDD = 12 V, T_C (Case temperature) = 75°C, $f_S = 384 \text{ kHz}$, unless otherwise specified.

	V, GVDD_X = 12 V, VDD = 12 V, I _C (Case PARAMETER	TEST CONDITIONS	MIN	TYP		UNIT
INTERNAL VOL	TAGE REGULATOR AND CURRENT CONSU	MPTION				
VREG	Voltage regulator, only used as reference node	VDD = 12 V	3	3.3	3.6	V
VI_CM	Analog comparator reference node		1.5	1.75	1.9	V
IVDD	VDD quanty ourrent	Operating, 50% duty cycle		22.5		mΛ
IVDD	VDD supply current	Idle, reset mode		22.5		mA
I	Gate-supply current per half-bridge	50% duty cycle		8		mA
I _{GVDD_x}	Gate-supply current per flaii-bridge	Reset mode		1.5		IIIA
I _{PVDD_x}	Half-bridge idle current	50% duty cycle without output filter or load Reset mode, No switching		9 610		mA
OUTPUT STAC	E MOSEETo	Reset filode, No switching		010		μΑ
OUTPUT-STAG				120	200	
R _{DS(on),LS}	Drain-to-source resistance, (LS)	T _J = 25°C, exclude metallization resistance, GVDD = 12 V		120	200	mΩ
R _{DS(on),HS} I/O PROTECTIO	Drain-to-source resistance, (HS)	100000000000000000000000000000000000000		120	200	mΩ
	Undervoltage protection limit, GVDD_x			9.5		V
V _{uvp,G}	Ondervoltage protection limit, GVDD_x			0.6		V
OTW1 ⁽¹⁾	Overtemperature warning 1		95	100	105	°C
OTW1 ⁽¹⁾	Overtemperature warning 1		115	125	135	°C
OTWZ	Temperature drop needed below OTW		113	123	133	
OTW _{HYST} (1)	temperature for OTW to be inactive after OTW event.			25		°C
OTE ⁽¹⁾	Overtemperature error		145	155	165	°C
OTE- OTW _{differential} (1)	OTE-OTW differential			30		°C
OTE _{HYST} (1)	A reset needs to occur for $\overline{\text{SD}}$ to be released following an OTE event			25		°C
OLPC	Overload protection counter	f _{PWM} = 384 kHz		2.6		ms
	Overcurrent limit protection	Resistor – programmable, nominal peak current in 1Ω load, 64 pin QFP package (PHD) $R_{OCP} = 22 \ k\Omega$		10		Α
loc	Overcurrent limit protection	Resistor – programmable, nominal peak current in 1Ω load, 44 pin PSOP3 package (DKD) $R_{OCP} = 24 \text{ k}\Omega$		10		А
I _{OC_LATCHED}	Overcurrent limit protection	Resistor – programmable, nominal peak current in 1 Ω load, R_{OCP} = 47 k Ω		10		А
l _{OCT}	Overcurrent response time	Time from application of short condition to Hi-Z of affected half bridge		150		ns
I _{PD}	Output pulldown current of each half bridge	Connected when RESET is active to provide bootstrap charge. Not used in SE mode.		3		mA
	L SPECIFICATIONS					
V_{IH}	High level input voltage	INPUT_X, M1, M2, M3, RESET	2			V
V_{IL}	Low level input voltage	JX, W.I, W.Z, WO, ILOLI			0.8	V
Leakage	Input leakage current				100	μΑ

⁽¹⁾ Specified by design.



ELECTRICAL CHARACTERISTICS (continued)

 $PVDD_X = 50 \text{ V}$, $GVDD_X = 12 \text{ V}$, VDD = 12 V, T_C (Case temperature) = 75°C, $f_S = 384 \text{ kHz}$, unless otherwise specified.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT			
OTW/SHUTDOWN (SD)									
R _{INT_PU}	Internal pull-up resistance, OTW1 to VREG, OTW2 to VREG, SD to VREG		20	26	32	kΩ			
.,	LP ab Level and and realization	Internal pull-up resistor	3	3.3	3.6	V			
V _{OH}	High level output voltage	External pull-up of 4.7 kΩ to 5 V	4.5		5	V			
V _{OL}	Low level output voltage	I _O = 4 mA		200	500	mV			
FANOUT	Device fanout OTW1, OTW2, SD, CLIP, READY	No external pull-up		30		devices			

Submit Documentation Feedback




TYPICAL CHARACTERISTICS, BTL CONFIGURATION

vs OUTPUT POWER 10 THD+N - Total Harmonic Distortion + Noise - % 0.5 0.2 0.1 0.05 0.02 0.01 0.005 20m 100m 200m 10 20 100 200 1

TOTAL HARMONIC+NOISE

Figure 1.

Po - Output Power - W



OUTPUT POWER

Figure 2.

UNCLIPPED OUTPUT POWER VS SUPPLY VOLTAGE





Figure 3.







Figure 4.



TYPICAL CHARACTERISTICS, BTL CONFIGURATION (continued)



CASE TEMPERATURE

200
180
160
8 Ω
140
100
100
100
40
THD+N at 10%
20
0

OUTPUT POWER

Figure 5.

Figure 6.

60 70


T_C - Case Temperature - C

80 90

100 110 120


50

20 30





TYPICAL CHARACTERISTICS, SE CONFIGURATION



vs SUPPLY VOLTAGE 90 T_C = 75°C 80 THD+N at 10% 70 Po - Output Power - W 60 4Ω 50 6Ω 40 30 **8** Ω 20 10 27 29 31 33 35 37 39 41 43 45 47 49

OUTPUT POWER

Figure 8.

Figure 9.

V_{CC} - Supply Voltage - Vrms





Figure 10.



TYPICAL CHARACTERISTICS, PBTL CONFIGURATION



OUTPUT POWER

VS
SUPPLY VOLTAGE





Figure 11.

Figure 12.





APPLICATION INFORMATION

PCB Material Recommendation

FR-4 Glass Epoxy material with 2 oz. (70 µm) is recommended for use with the TAS5616. The use of this material can provide for higher power output, improved thermal performance, and better EMI margin (due to lower PCB trace inductance.

PVDD Capacitor Recommendation

The large capacitors used in conjunction with each full-bridge, are referred to as the PVDD Capacitors. These capacitors should be selected for proper voltage margin and adequate capacitance to support the power requirements. In practice, with a well designed system power supply, 1000μF, 63V will support more applications. The PVDD capacitors should be low ESR type because they are used in a circuit associated with high-speed switching.

Decoupling Capacitor Recommendations

In order to design an amplifier that has robust performance, passes regulatory requirements, and exhibits good audio performance, good quality decoupling capacitors should be used. In practice, X7R should be used in this application.

The voltage of the decoupling capacitors should be selected in accordance with good design practices. Temperature, ripple current, and voltage overshoot must be considered. This fact is particularly true in the selection of the 0.1 µF that is placed on the power supply to each half-bridge. It must withstand the voltage overshoot of the PWM switching, the heat generated by the amplifier during high power output, and the ripple current created by high power output. A minimum voltage rating of 63V is required for use with a 50V power supply.

System Design Recommendations

The following schematics and PCB layouts illustrate best practices in the use of the TAS5616.

Copyright © 2009-2010, Texas Instruments Incorporated






Figure 14. Typical Differential (2N) BTL Application With BD Filters






Figure 15. Typical (2N) PBTL Application With AD Modulation Filters






Figure 16. Typical SE Application






Figure 17. Typical 2.1 System (2N) Input BTL and (1N) Input SE Application






Figure 18. Typical Input BTL Application and BD Modulation Filters DKD Package



THEORY OF OPERATION

POWER SUPPLIES

To facilitate system design, the TAS5616 needs only a 12V supply in addition to the (typical) 50V power-stage supply. An internal voltage regulator provides suitable voltage levels for the digital and low-voltage analog circuitry. Additionally, all circuitry requiring a floating voltage supply, e.g., the high-side gate drive, is accommodated by built-in bootstrap circuitry requiring only an external capacitor for each half-bridge.

In order to provide outstanding electrical and acoustical characteristics, the PWM signal path including gate drive and output stage is designed as identical, independent half-bridges. For this reason, each half-bridge has separate gate drive supply (GVDD_X), bootstrap pins (BST_X), and power-stage supply pins (PVDD_X). Furthermore, an additional pin (VDD) is provided as supply for all common circuits. Although supplied from the same 12V source, it is highly recommended to separate GVDD_A, GVDD_B, GVDD_C, GVDD_D, and VDD on the printed-circuit board (PCB) by RC filters (see application diagram for details). These RC filters provide the recommended high-frequency isolation. Special attention should be paid to placing all decoupling capacitors as close to their associated pins as possible. In general, inductance between the power supply pins and decoupling capacitors must be avoided. (See reference board documentation for additional information.)

For a properly functioning bootstrap circuit, a small ceramic capacitor must be connected from each bootstrap pin (BST_X) to the power-stage output pin (OUT_X). When the power-stage output is low, the bootstrap capacitor is charged through an internal diode connected between the gate-drive power-supply pin (GVDD_X) and the bootstrap pin. When the power-stage output is high, the bootstrap capacitor potential is shifted above the output potential and thus provides a suitable voltage supply for the high-side gate driver. In an application with PWM switching frequencies in the range from 300kHz to 400kHz, it is recommended to use 33nF ceramic capacitors, size 0603 or 0805, for the bootstrap supply. These 33nF capacitors ensure sufficient energy storage, even during minimal PWM duty cycles, to keep the high-side power stage FET (LDMOS) fully turned on during the remaining part of the PWM cycle.

Special attention should be paid to the power-stage power supply; this includes component selection, PCB placement, and routing. As indicated, each half-bridge has independent power-stage supply pins (PVDD_X). For optimal electrical performance, EMI compliance, and system reliability, it is important that each PVDD_X pin is decoupled with a $2.2\mu F$ ceramic capacitor placed as close as possible to each supply pin. It is recommended to follow the PCB layout of the TAS5616 reference design. For additional information on recommended power supply and required components, see the application diagrams given previously in this data sheet.

The 12V supply should be from a low-noise, low-output-impedance voltage regulator. Likewise, the 50V power-stage supply is assumed to have low output impedance and low noise. The power-supply sequence is not critical as facilitated by the internal power-on-reset circuit. Moreover, the TAS5616 is fully protected against erroneous power-stage turn on due to parasitic gate charging. Thus, voltage-supply ramp rates (dV/dt) are non-critical within the specified range (see the Recommended Operating Conditions table of this data sheet).

SYSTEM POWER-UP/POWER-DOWN SEQUENCE

Powering Up

The TAS5616 does not require a power-up sequence. The outputs of the H-bridges remain in a high-impedance state until the gate-drive supply voltage (GVDD_X) and VDD voltage are above the undervoltage protection (UVP) voltage threshold (see the <u>Electrical Characteristics</u> table of this data sheet). Although not specifically required, it is recommended to hold <u>RESET</u> in a low state while powering up the device. This allows an internal circuit to charge the external bootstrap capacitors by enabling a weak pulldown of the half-bridge output.

Powering Down

The TAS5616 does not require a power-down sequence. The device remains fully operational as long as the gate-drive supply (GVDD_X) voltage and VDD voltage are above the undervoltage protection (UVP) voltage threshold (see the Electrical Characteristics table of this data sheet). Although not specifically required, it is a good practice to hold RESET low during power down, thus preventing audible artifacts including pops or clicks.

Product Folder Link(s): TAS5616



ERROR REPORTING

The SD, OTW, OTW1 and OTW2 pins are active-low, open-drain outputs. Their function is for protection-mode signaling to a PWM controller or other system-control device.

Any fault resulting in device shutdown is signaled by the \overline{SD} pin going low. Likewise, \overline{OTW} and $\overline{OTW2}$ goes low when the device junction temperature exceeds 125°C and $\overline{OTW1}$ goes low when the junction temperature exceeds 100°C (see the following table).

SD	OTW1	OTW2, OTW	DESCRIPTION
0	0	0	Overtemperature (OTE) or overload (OLP) or undervoltage (UVP)
0	0	1	Overload (OLP) or undervoltage (UVP). Junction temperature higher than 100°C (overtemperature warning)
0	1	1	Overload (OLP) or undervoltage (UVP)
1	0	0	Junction temperature higher than 125°C (overtemperature warning)
1	0	1	Junction temperature higher than 100°C (overtemperature warning)
1	1	1	Junction temperature lower than 100°C and no OLP or UVP faults (normal operation)

Note that asserting either $\overline{\text{RESET}}$ low forces the $\overline{\text{SD}}$ signal high, independent of faults being present. TI recommends monitoring the $\overline{\text{OTW}}$ signal using the system microcontroller and responding to an overtemperature warning signal by, e.g., turning down the volume to prevent further heating of the device resulting in device shutdown (OTE).

To reduce external component count, an internal pullup resistor to 3.3 V is provided on both $\overline{\text{SD}}$ and $\overline{\text{OTW}}$ outputs. Level compliance for 5-V logic can be obtained by adding external pullup resistors to 5 V (see the Electrical Characteristics table of this data sheet for further specifications).

DEVICE PROTECTION SYSTEM

The TAS5616 contains advanced protection circuitry carefully designed to facilitate system integration and ease of use, as well as to safeguard the device from permanent failure due to a wide range of fault conditions such as short circuits, overload, overtemperature, and undervoltage. The TAS5616 responds to a fault by immediately setting the power stage in a high-impedance (Hi-Z) state and asserting the SD pin low. In situations other than overload and over-temperature error (OTE), the device automatically recovers when the fault condition has been removed, i.e., the supply voltage has increased.

The device will function on errors, as shown in the following table.

BTL MC	DDE	PBTL M	ODE	SE MODE		
LOCAL ERROR IN	LOCAL ERROR IN TURNS OFF		TURNS OFF	LOCAL ERROR IN	TURNS OFF	
Α	A . D	Α		Α	A . D	
В	A+B	В	A . D . D . D	В	A+B	
С	D. D	С	A+B+B+D	С	D . D	
D	B+D	D		D	B+D	

Bootstrap UVP does not shutdown according to the table, it shuts down the respective halfbridge.

PIN-TO-PIN SHORT CIRCUIT PROTECTION (PPSC)

The PPSC detection system protects the device from permanent damage in the case that a power output pin (OUT_X) is shorted to GND_X or PVDD_X. For comparison the OC protection system detects an over current after the demodulation filter where PPSC detects shorts directly at the pin before the filter. PPSC detection is performed at startup i.e. when VDD is supplied, consequently a short to either GND_X or PVDD_X after system startup will not activate the PPSC detection system. When PPSC detection is activated by a short on the output, all half bridges are kept in a Hi-Z state until the short is removed, the device then continues the startup sequence and starts switching. The detection is controlled globally by a two step sequence. The first step ensures that there are no shorts from OUT_X to GND_X, the second step tests that there are no shorts from OUT_X to PVDD_X. The total duration of this process is roughly proportional to the capacitance of the output LC filter. The

Product Folder Link(s): TAS5616

22



typical duration is < 15 ms/ μ F. While the PPSC detection is in progress, SD is kept low, and the device will not react to changes applied to the RESET pins. If no shorts are present the PPSC detection passes, and SD is released. A device reset will not start a new PPSC detection. PPSC detection is enabled in BTL and PBTL output configurations, the detection is not performed in SE mode. To make sure not to trip the PPSC detection system it is recommended not to insert resistive load to GND_X or PVDD_X.

OVERTEMPERATURE PROTECTION

The two different package options have individual over-temperature protection schemes.

PHD Package

The TAS5616 PHD package option has a three-level temperature-protection system that asserts an active-low warning signal (OTW1) when the device junction temperature exceeds 100°C (typical), (OTW2) when the device junction temperature exceeds 125°C (typical) and, if the device junction temperature exceeds 155°C (typical), the device is <u>put</u> into thermal shutdown, resulting in all half-bridge outputs being set in <u>the high-impedance</u> (Hi-Z) state and SD being asserted low. OTE is latched in this case. To clear the OTE latch, RESET must be asserted. Thereafter, the device resumes normal operation.

DKD Package

The TAS5616 <u>DKD</u> package option has a two-level temperature-protection system that asserts an active-low warning signal (OTW) when the device junction temperature exceeds 125°C (typical) and, if the device junction temperature exceeds 155°C (typical), the device <u>is</u> put into thermal shutdown, resulting in all half-bridge outputs being set in the high-impedance (Hi-Z) state and SD being asserted low. OTE is latched in this case. To clear the OTE latch, RESET must be asserted. Thereafter, the device resumes normal operation.

UNDERVOLTAGE PROTECTION (UVP) AND POWER-ON RESET (POR)

The UVP and POR circuits of the TAS5616 fully protect the device in any power-up/down and brownout situation. While powering up, the POR circuit resets the overload circuit (OLP) and ensures that all circuits are fully operational when the GVDD_X and VDD supply voltages reach stated in the Electrical Characteristics Table. Although GVDD_X and VDD are independently monitored, a supply voltage drop below the UVP threshold on any VDD or GVDD_X pin results in all half-bridge outputs immediately being set in the high-impedance (Hi-Z) state and SD being asserted low. The device automatically resumes operation when all supply voltages have increased above the UVP threshold.

DEVICE RESET

When RESET is asserted low, all power-stage FETs in the four half-bridges are forced into a high-impedance (Hi-Z) state.

In BTL modes, to accommodate bootstrap charging prior to switching start, asserting the reset input low enables weak pulldown of the half-bridge outputs. In the SE mode, the output is forced into a high impedance state when asserting the reset input low. Asserting reset input low removes any fault information to be signaled on the SD output, i.e., SD is forced high. A rising-edge transition on reset input allows the device to resume operation after an overload fault. To ensure thermal reliability, the rising edge of reset must occur no sooner than 4 ms after the falling edge of SD.

SYSTEM DESIGN CONSIDERATION

A rising-edge transition on reset input allows the device to execute the startup sequence and starts switching.

Apply only audio when the state of READY is high that will start and stop the amplifier without having audible artifacts that is heard in the output transducers. If an overcurrent protection event is introduced the READY signal goes low hence filtering is needed if the signal is intended for audio muting.

The CLIP signal is indicating that the output is approaching clipping. The signal can be used to either an audio volume decrease or intelligent power supply controlling a low and a high rail.

The VREG pin is not recommended to be used as a voltage source for external circuitry.

Copyright © 2009–2010, Texas Instruments Incorporated


Submit Documentation Feedback



PRINTED CIRCUIT BOARD RECOMMENDATION

Use an unbroken ground plane to have good low impedance and inductance return path to the power supply for power and audio signals. PCB layout, audio performance and EMI are linked closely together. The circuit contains high fast switching currents; therefore, care must be taken to prevent damaging voltage spikes. Routing the audio input should be kept short and together with the accompanied audio source ground. A local ground area underneath the device is important to keep solid to minimize ground bounce.

Netlist for this printed circuit board is generated from the schematic in Figure 14.



Note T1: PVDD decoupling bulk capacitors C60-C64 should be as close as possible to the PVDD and GND_X pins, the heat sink sets the distance. Wide traces should be routed on the top layer with direct connection to the pins and without going through vias. No vias or traces should be blocking the current path.

Note T2: Close decoupling of PVDD with low impedance X7R ceramic capacitors is placed under the heat sink and close to the pins.


Note T3: Heat sink needs to have a good connection to PCB ground.

Note T4: Output filter capacitors must be linear in the applied voltage range preferable metal film types.

Figure 19. Printed Circuit Board - Top Layer

24 Submit Doo





Note B1: It is important to have a direct low impedance return path for high current back to the power supply. Keep impedance low from top to bottom side of PCB through a lot of ground vias.

Note B2: Bootstrap low impedance X7R ceramic capacitors placed on bottom side providing a short low inductance current loop.

Note B3: Return currents from bulk capacitors and output filter capacitors.

Figure 20. Printed Circuit Board - Bottom Layer

REVISION HISTORY





6-Feb-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TAS5616DKD	NRND	HSSOP	DKD	44	29	Green (RoHS & no Sb/Br)	NIPDAU	Level-4-260C-72 HR	0 to 70	TAS5616	
TAS5616DKDR	NRND	HSSOP	DKD	44	500	Green (RoHS & no Sb/Br)	NIPDAU	Level-4-260C-72 HR	0 to 70	TAS5616	
TAS5616PHD	NRND	HTQFP	PHD	64	90	Green (RoHS & no Sb/Br)	NIPDAU	Level-5A-260C-24 HR	0 to 70	TAS5616	
TAS5616PHDR	NRND	HTQFP	PHD	64	1000	Green (RoHS & no Sb/Br)	NIPDAU	Level-5A-260C-24 HR	0 to 70	TAS5616	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



PACKAGE OPTION ADDENDUM

6-Feb-2020

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 29-Sep-2019

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TAS5616DKDR	HSSOP	DKD	44	500	330.0	24.4	14.7	16.4	4.0	20.0	24.0	Q1
TAS5616PHDR	HTQFP	PHD	64	1000	330.0	24.4	17.0	17.0	1.5	20.0	24.0	Q2

www.ti.com 29-Sep-2019




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TAS5616DKDR	HSSOP	DKD	44	500	350.0	350.0	43.0
TAS5616PHDR	HTQFP	PHD	64	1000	350.0	350.0	43.0


14 x 14, 0.8 mm pitch

QUAD FLATPACK

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



PHD (S-PQFP-G64) PowerPAD™ PLASTIC QUAD FLATPACK (DIE DOWN)



NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion
- This package is designed to be attached directly to an external heatsink. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com http://www.ti.com. See the product data sheet for details regarding the exposed thermal pad dimensions.
- E. Falls within JEDEC MS-026

PowerPAD is a trademark of Texas Instruments.




PHD (S-PQFP-G64) PowerPAD™ PLASTIC QUAD FLATPACK (DIE DOWN)

THERMAL INFORMATION

This PowerPAD $^{\mathbf{M}}$ package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: A. All linear dimensions are in millimeters

PowerPAD is a trademark of Texas Instruments



PLASTIC SMALL OUTLINE



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4204421-3/N



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated