MOSFET – Power, Single, N-Channel, WDFN8

30 V, 64 A

Features

- Integrated Schottky Diode
- Low R_{DS(on)} to Minimize Conduction Losses
- Low Capacitance to Minimize Driver Losses
- Optimized Gate Charge to Minimize Switching Losses
- These Devices are Pb-Free and are RoHS Compliant

Applications

- CPU Power Delivery
- Synchronous Rectification for DC-DC Converters
- Low Side Switching
- Telecom Secondary Side Rectification

MAXIMUM RATINGS (T_J = 25°C unless otherwise stated)

Param	Symbol	Value	Unit		
Drain-to-Source Voltage	V_{DSS}	30	V		
Gate-to-Source Voltage	V_{GS}	±20	V		
Continuous Drain		T _A = 25°C	I _D	22	Α
Current R _{θJA} (Note 1)		T _A = 85°C	1	15.9	
Power Dissipation $R_{\theta JA}$ (Note 1)		T _A = 25°C	P _D	2.69	W
Continuous Drain		T _A = 25°C	I _D	32.4	Α
Current $R_{\theta JA} \le 10 \text{ s}$ (Note 1)		T _A = 85°C		23.4	
Power Dissipation $R_{\theta JA} \le 10 \text{ s (Note 1)}$	Steady	T _A = 25°C	P _D	5.85	W
Continuous Drain	State	T _A = 25°C	I _D	16.3	Α
Current R _{θJA} (Note 2)		T _A = 85°C		11.7	
Power Dissipation $R_{\theta JA}$ (Note 2)		T _A = 25°C	P _D	1.47	W
Continuous Drain		T _C = 25°C	I _D	64	Α
Current R _{θJC} (Note 1)		T _C = 85°C		46	
Power Dissipation $R_{\theta JC}$ (Note 1)		T _C = 25°C	P _D	22.73	W
Pulsed Drain Current	I_{DM}	192	Α		
Operating Junction and S	T _J , T _{stg}	-55 to +150	°C		
Source Current (Body Did	I _S	32	Α		
Drain to Source dV/dt	dV/dt	6.0	V/ns		




ON Semiconductor®

www.onsemi.com

V _{(BR)DSS}	R _{DS(on)} MAX	I _D MAX
30 V	3.5 m Ω @ 10 V	64 A
	5.2 mΩ @ 4.5 V	04 A

N-Channel MOSFET





(μ8FL) CASE 511AB

MARKING DIAGRAM



4985 = Specific Device Code A = Assembly Location

Y = Year WW = Work

= Work Week = Pb-Free Package

(Note: Microdot may be in either location)

ORDERING INFORMATION

Device	Package	Shipping [†]	
NTTFS4985NFTAG	WDFN8 (Pb-Free)	1500 / Tape & Reel	

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

MAXIMUM RATINGS (T_J = 25°C unless otherwise stated)

Parameter	Symbol	Value	Unit
Single Pulse Drain-to–Source Avalanche Energy ($T_J = 25^{\circ}C$, $V_{DD} = 50$ V, $V_{GS} = 10$ V, $I_L = 32$ A_{pk} , $L = 0.1$ mH, $R_G = 25$ Ω)	E _{AS}	52	mJ
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)	TL	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- 1. Surface-mounted on FR4 board using 1 sq-in pad, 2 oz Cu.
- 2. Surface-mounted on FR4 board using the minimum recommended pad size of 90 $\mbox{mm}^2.$

THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Case (Drain)	$R_{ heta JC}$	5.5	°C/W
Junction-to-Ambient - Steady State (Note 3)	$R_{\theta JA}$	46.4	
Junction-to-Ambient - Steady State (Note 4)	$R_{ heta JA}$	84.8	
Junction–to–Ambient – (t ≤ 10 s) (Note 3)	$R_{ heta JA}$	21.4	

- 3. Surface–mounted on FR4 board using 1 sq–in pad, 2 oz Cu.
- 4. Surface-mounted on FR4 board using the minimum recommended pad size of 90 mm².

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise specified)

Parameter	Symbol	Test Cond	ition	Min	Тур	Max	Unit
OFF CHARACTERISTICS							
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	$V_{GS} = 0 \text{ V, } I_D = 250 \mu\text{A}$		30			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V _{(BR)DSS} /T _J				15		mV/°C
Zero Gate Voltage Drain Current	I _{DSS}	V _{GS} = 0 V, V _{DS} = 24 V	T _J = 25°C			500	μΑ
Gate-to-Source Leakage Current	I _{GSS}	$V_{DS} = 0 \text{ V}, V_{GS}$	= ±20 V			±100	nA
ON CHARACTERISTICS (Note 5)							
Gate Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}, I_D = I_{DS}$	= 250 μΑ	1.2	1.6	2.3	V
Negative Threshold Temperature Coefficient	V _{GS(TH)} /T _J				5.2		mV/°C
Drain-to-Source On Resistance	R _{DS(on)} V _{GS} = 10 V		I _D = 20 A		2.8	3.5	mΩ
		I _D = 10 A		2.8			
		V _{GS} = 4.5 V	I _D = 20 A		4.16	5.2	
			I _D = 10 A		4.13		
Forward Transconductance	9FS	V _{DS} = 1.5 V, I _D = 10 A			34		S
CHARGES AND CAPACITANCES							
Input Capacitance	C _{iss}				2075		pF
Output Capacitance	C _{oss}	V _{GS} = 0 V, f = 1.0 MH	Hz, V _{DS} = 15 V		876		
Reverse Transfer Capacitance	C _{rss}				46		
Total Gate Charge	Q _{G(TOT)}	V _{GS} = 4.5 V, V _{DS} = 15 V, I _D = 20 A			13.6		nC
Threshold Gate Charge	Q _{G(TH)}				2.0		
Gate-to-Source Charge	Q_{GS}				5.8		
Gate-to-Drain Charge	Q_{GD}				4.1		

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

- 5. Pulse Test: pulse width = 300 μ s, duty cycle \leq 2%.
- 6. Switching characteristics are independent of operating junction temperatures.

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise specified)


Parameter	Symbol	Test Condit	ion	Min	Тур	Max	Unit
CHARGES AND CAPACITANCES	6	•					
Total Gate Charge	Q _{G(TOT)}	V _{GS} = 10 V, V _{DS} = 15	V, I _D = 20 A		29.4		nC
SWITCHING CHARACTERISTICS	(Note 6)						
Turn-On Delay Time	t _{d(on)}				11		ns
Rise Time	t _r	V _{GS} = 4.5 V, V _{DS}	= 15 V,		24		1
Turn-Off Delay Time	t _{d(off)}	I _D = 15 A, R _G =	3.0 Ω		20		1
Fall Time	t _f	1			5.4		1
Turn-On Delay Time	t _{d(on)}	V_{GS} = 10 V, V_{DS} = 15 V, I_{D} = 15 A, R_{G} = 3.0 Ω			8.5		ns
Rise Time	t _r				24		1
Turn-Off Delay Time	t _{d(off)}				25		1
Fall Time	t _f				4.0		1
DRAIN-SOURCE DIODE CHARA	CTERISTICS				•	•	•
Forward Diode Voltage	V _{SD}	V _{GS} = 0 V.	T _J = 25°C		0.4	0.7	V
		$V_{GS} = 0 \text{ V},$ $I_S = 2 \text{ A}$	T _J = 125°C		0.33		1
Reverse Recovery Time	t _{RR}		1		35.7		ns
Charge Time	ta	$V_{GS} = 0 \text{ V. d}_{IS}/d_{t} =$	100 A/us.		18.2		1
Discharge Time	t _b	$V_{GS} = 0 \text{ V, } d_{IS}/d_t = I_S = 2 \text{ A}$,,,		17.5		1
Reverse Recovery Charge	Q _{RR}	1			32		nC
PACKAGE PARASITIC VALUES	•					•	•
Source Inductance	L _S				0.65		nΗ
Drain Inductance	L _D	T _A = 25°C			0.20		
Gate Inductance	L _G				1.5		1
Gate Resistance	R_{G}	1			1.0		Ω

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.


5. Pulse Test: pulse width = $300 \mu s$, duty cycle $\leq 2\%$.

6. Switching characteristics are independent of operating junction temperatures.

TYPICAL PERFORMANCE CURVES



TYPICAL PERFORMANCE CURVES



V_{DS}, DRAIN-TO-SOURCE VOLTAGE (V) Figure 11. Maximum Rated Forward Biased **Safe Operating Area**

0.01 0.1

T_J, STARTING JUNCTION TEMPERATURE (°C) Figure 12. Maximum Avalanche Energy vs. **Starting Junction Temperature**

100

150

25

TYPICAL PERFORMANCE CURVES





Figure 13. Thermal Response

PACKAGE DIMENSIONS


WDFN8 3.3x3.3, 0.65P CASE 511AB ISSUE D




NOTES:

- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994. CONTROLLING DIMENSION: MILLIMETERS.
- 2.
- DIMENSION D1 AND E1 DO NOT INCLUDE MOLD FLASH PROTRUSIONS OR GATE BURRS.

	MI	LLIMETE	RS		INCHES			
DIM	MIN	NOM	MAX	MIN	NOM	MAX		
Α	0.70	0.75	0.80	0.028	0.030	0.031		
A1	0.00		0.05	0.000		0.002		
b	0.23	0.30	0.40	0.009	0.012	0.016		
С	0.15	0.20	0.25	0.006	0.008	0.010		
D		3.30 BSC		0	.130 BSC)		
D1	2.95	3.05	3.15	0.116	0.120	0.124		
D2	1.98	2.11	2.24	0.078	0.083	0.088		
E		3.30 BSC			.130 BSC)		
E1	2.95	3.05	3.15	0.116	0.120	0.124		
E2	1.47	1.60	1.73	0.058	0.063	0.068		
E3	0.23	0.30	0.40	0.009	0.012	0.016		
е	0.65 BSC			(0.026 BS0)		
G	0.30	0.41	0.51	0.012	0.016	0.020		
K	0.65	0.80	0.95	0.026	0.032	0.037		
L	0.30	0.43	0.56	0.012	0.017	0.022		
L1	0.06	0.13	0.20	0.002	0.005	0.008		
М	1.40	1.50	1.60	0.055	0.059	0.063		
θ	0 °		12 °	0 °		12 °		





*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and the 👊 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or recruit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center

Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative