

THIS SPEC IS OBSOLETE

Spec No: 002-08449

Spec Title: CY39C502/503/504 HIGH EFFICIENCY STEP

DOWN DC/DC CONTROLLER DATASHEET

Replaced by: NONE



High Efficiency Step Down DC/DC Controller Datasheet

Description

CY39C502 is a single output step down DC/DC controller using external FETs. It achieves the high efficiency with "Enhanced Low Power Mode (LPM) Operation" in light load. In Enhanced LPM, this controller operates that the quiescent current is reduced only 30µA and the switching frequency is fallen by extending on time. These operations enable to improve the efficiency in light load. Internal compensation circuit with current mode architecture and internal boost switch allow reducing the BOM parts and the component area.

Features

- High Efficiency with Enhanced LPM Operation
- Automatic Transition for PFM/PWM
- Enhanced LPM Operation Transferred by SLP_N Assertion
- Over Current Alerting
- Reference Voltage Accuracy: ±1%
- Output Voltage Range : 0.7V to 2.0V (CY39C502)
 - : 2.4V to 3.5V (CY39C503)
 - : fixed 5V (CY39C504)
- VIN Input Voltage Range : 4.0V to 25V (CY39C502/C503)
 - : 5.4V to 25V (CY39C504)
- VDD Input Voltage Range: 4.5V to 5.5V (CY39C502/C503)
- Internal 5V LDO with Switchover (CY39C504)
- Fixed Frequency Emulated On-Time Control: 800kHz
- Current Mode Architecture with Internal Compensation Circuit
- Internal Boost Switch
- Fixed 700µs Soft Start Time without Load Dependence
- Internal Discharge FET
- Power Good Monitor
- Enhanced Protection Functions: OVP, UVP, ILIM
- Thermal Shutdown
- Small 3mm x 3mm x 0.75mm QFN16 Package

Applications

- Point of Load VR for Note PC
- General Purpose Step Down Regulator






Contents

| 1. | Typical Application | 3 |
|-------|--|----|
| 2. | Pin Configuration | 4 |
| 3. | Pin Configuration | 6 |
| | | |
| 4. | Block Diagram | 8 |
| 5. | Absolute Maximum Rating | 10 |
| 6. | Recommended Operating Conditions | 11 |
| 7. | Electrical Characteristics | 13 |
| ٠. | | |
| 8. | Protections and Power Good function | 22 |
| 8.1 | Description | 22 |
| 8.2 | Timing Chart | |
| 9. | Enhanced LPM Description | |
| 9.1 | Ultra Low Quiescent Current | 28 |
| 9.2 | Extended On Time | |
| 9.3 | Timing Chart of Enhanced LPM | |
| 10. | Over Current Alerting Description | |
| 11. | Application Note | 31 |
| 11.1 | Setting Operating Conditions | 31 |
| 11.1. | | |
| 11.1. | .2 Setting Over Current Limitation and Over Current Alerting | 31 |
| 11.2 | Selection Parts | 32 |
| 11.2. | .1 Selection of Smoothing Inductor | 32 |
| 11.2. | .2 Selection of Switching FET | 33 |
| 11.2. | .3 Selection of Fly Back Diode | 35 |
| 11.2. | .4 Selection of Boost Diode | 35 |
| 11.2. | .5 Selection of Input Capacitor | 36 |
| 11.2. | | |
| 11.2. | | |
| 11.2. | · | |
| 11.2. | | |
| 11.3 | | |
| 12. | Ordering Information | |
| 13. | Package Dimensions | 44 |
| 14. | Major Changes | 45 |




1. Typical Application

(CY39C502/C503)






(CY39C504)




2. Pin Configuration

(CY39C502/C503)










3. Pin Configuration

(CY39C502/C503)

| Pin Number | Pin Name | I/O | Description |
|------------|----------|-----|--|
| 1 | ILIM(*1) | I | Connect to VCC terminal. |
| 2 | ALERT_N | 0 | Open drain output terminal with over current alerting. |
| 3 | VDD | I | Power supply voltage input terminal of switching FET gate driver. |
| 4 | DRVL | 0 | Low side switching FET gate driver output terminal. |
| 5 | PGND | - | Power ground. |
| 6 | LX | - | Inductor and high side switching FET source connection terminal. |
| 7 | VIN | 1 | Power supply of switching regulator input terminal. |
| 8 | DRVH | 0 | High side switching FET gate driver output terminal. |
| 9 | BST | 1 | Boost capacitor connection terminal. |
| 10 | EN | 1 | Enable input of PWM controller. When turning on, apply greater than 0.65V and less than 5.5V. When turning off, apply |
| | | | less than 0.25V. |
| 11 | CSP | 1 | Current sensing positive input terminal. |
| 12 | CSN | 1 | Current sensing negative input terminal. |
| 13 | FB | 1 | Feedback voltage input of switching regulator. |
| 14 | CLD N | | Low power mode signal input terminal. |
| 14 | SLP_N | ı | Transferred to low power mode by connecting to "L" level |
| 15 | PWRGD | 0 | Open drain output terminal with power good. |
| 16 | VCC | I | Power supply voltage input terminal of PWM controller. |
| EP | AGND | - | Analog ground. |


^{*1:} ILIM terminal should be fixed to connect to VCC terminal.





| Pin Number | Pin Name | I/O | Description |
|------------|----------|------------|---|
| 1 | ILIM(*1) | I | Connect to VCC terminal whenever. |
| 2 | VOUT | I | DCDC output voltage input for switchover. |
| 3 | LDO5 | 0 | 5V LDO output terminal. |
| 4 | DRVL | 0 | Low side switching FET gate driver output terminal. |
| 5 | PGND | - | Power ground. |
| 6 | LX | <i>j</i> - | Inductor and high side switching FET source connection terminal. |
| 7 | VIN | 1 | Power supply of switching regulator input terminal. |
| 8 | DRVH | 0 | High side switching FET gate driver output terminal. |
| 9 | BST | 1 | Boost capacitor connection terminal. |
| | | | Enable input of PWM controller. |
| 10 | EN | | When turning on, apply greater than 2.5V and less than 25V. When turning off, apply less than 0.6V. |
| 11 | CSP | 1 | Current sensing positive input terminal. |
| 12 | CSN | 1 | Current sensing negative input terminal. |
| 13 | VOUTS | 4 | DCDC output voltage input terminal. |
| 4.4 | CLD N | | Low power mode signal input terminal. |
| 14 | SLP_N | | Transferred to low power mode by connecting to "L" level |
| 15 | PWRGD | 0 | Open drain output terminal with power good. |
| 16 | VCC | I | Power supply voltage input terminal of PWM controller. |
| EP | AGND | - | Analog ground. |


^{*1:} ILIM terminal should be fixed to connect to VCC terminal.






4. Block Diagram

(CY39C502/C503)









5. Absolute Maximum Ratings

(CY39C502/C503/C504)

| | | 1 | ` | | |
|----------------------|-----------------------|---|------|-----------------------|-------|
| Parameter | Symbol | Condition | R | Unit | |
| rarameter | Syllibol | Condition | Min | Max | Offic |
| Danisanahan | V _{VIN} | VIN input voltage | -0.3 | +28 | V |
| | V _{VCC} | VCC input voltage | -0.3 | +6.5 | V |
| Power supply voltage | V _{VDD} | VDD input voltage (CY39C502/C503) | -0.3 | +6.5 | V |
| | V _{VOUT} | VOUT input voltage (CY39C504) | -0.3 | +6.5 | V |
| | V _{BST} | BST bias voltage | -0.3 | +34.5 | ٧ |
| | V _{LX} | LX switching voltage | -2 | +28 | V |
| | V_{FB} | FB input voltage (CY39C502/C503) | -0.3 | V _{VCC} +0.3 | V |
| | V _{VOUTS} | VOUTS input voltage | -0.3 | +6.5 | V |
| Tamain al cratta da | V _{INPUT} | ILIM input voltage | -0.3 | V _{VCC} +0.3 | V |
| Terminal voltage | Vcs | CSP, CSN input voltage | -0.3 | +6.5 | V |
| | W | EN input voltage (CY39C502/C503) | -0.3 | +6.5 | V |
| | V _{EN} | EN input voltage (CY39C504) | -0.3 | +28 | V |
| | V _{SLP} | SLP_N input voltage | -0.3 | +6.5 | V |
| | V _{NOD} | PWRGD, ALERT_N bias voltage | -0.3 | +6.5 | V |
| | V _{BST-LX} | BST-LX difference voltage | -0.3 | +6.5 | V |
| | V _{BST-VDD} | BST-VDD difference voltage (CY39C502/C503) | - | +28 | V |
| Difference voltage | V _{BST-LDO5} | BST-VOUT, LDO5 difference voltage (CY39C504) | - | +28 | V |
| | V_{GND} | AGND-PGND difference voltage | -0.3 | +0.3 | V |
| | V _{CSP-CSN} | CSP-CSN difference voltage | -0.3 | +0.3 | V |
| | I _{DRV} | DRVH, DRVL DC current | -60 | +60 | mA |
| Output current | I _{NOD} | PWRGD | - | +2 | mA |
| | I _{ALERT} | ALERT_N sink current (CY39C502/C503) | - | +2 | mA |
| Power dissipation | P _D | Ta≤±25°C | - | 2100(*1) | mW |
| Storage temperature | T _{STG} | - | -55 | +125 | °C |

^{*1:} When the IC is mounted on 10cm × 10cm four-layer square epoxy board. IC is mounted on a four-layer epoxy board, which terminal bias, and the IC's thermal pad is connected to the epoxy board.

WARNING

Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.




6. Recommended Operating Conditions

(CY39C502/C503/C504)

| Parameter | Symbol | Condition | | Value | | Unit |
|-------------------------------|-----------------------|---|---------|-------|------------------|-------|
| Farameter | Symbol | Condition | Min | Тур | Max | Ollit |
| | V _{VIN} | VIN input voltage (CY39C502/C503) | 4.0 | - | 25 | V |
| | V _{VIN} | VIN input voltage (CY39C504) | 5.4 | - | 25 | V |
| | V _{vcc} | VCC input voltage | 4.5 | - | 5.5 | V |
| Power supply voltage | V _{VDD} | VDD input voltage (CY39C502) | 4.5(*1) | - | 5.5 | V |
| | V _{VDD} | VDD input voltage (CY39C503) | 4.5 | - | 5.5 | V |
| | V _{LDO5} | VOUT input voltage (CY39C504) | 4.5 | - | 5.5 | V |
| | V _{BST} | BST bias voltage | 0 | - | 30.5 | V |
| | V _{LX} | LX switching voltage | -1 | - | 25 | V |
| | V _{INPUT} | FB, ILIM input voltage (CY39C502/C503) | 0 | - | V _{VCC} | V |
| | VINPUT | ILIM input voltage (CY39C504) | 0 | - | V _{VCC} | V |
| | V _{cs} | CSP, CSN input voltage (CY39C502) | 0 | - | 2.0 | V |
| | Vcs | CSP, CSN input voltage (CY39C503) | 0 | - | 3.5 | V |
| Terminal voltage | V _{CS} | CSP, CSN, VOUTS input voltage (CY39C504) | 0 | - | 5.5 | V |
| | V _{EN} | EN, SLP_N input voltage (CY39C502/C503) | 0 | - | 5.5 | V |
| | V _{EN} | EN input voltage (CY39C504) | 0 | - | 25 | V |
| | V _{SLP} | SLP_N input voltage (CY39C504) | 0 | - | 5.5 | V |
| | V _{NOD} | PWRGD, ALERT_N bias voltage (CY39C502/C503) | 0 | - | 5.5 | V |
| | V _{NOD} | PWRGD bias voltage (CY39C504) | 0 | - | 5.5 | V |
| | V _{BST-LX} | BST-LX difference voltage | 0 | - | 5.5 | V |
| | V _{BST-VDD} | BST-VDD difference voltage (CY39C502/C503) | - | - | 25 | V |
| Difference voltage | V _{BST-LDO5} | BST-VOUT, LDO5 difference voltage (CY39C504) | - | - | 25 | V |
| | V_{GND} | AGND-PGND difference voltage | -0.05 | - | 0.05 | V |
| | V _{CSP-CSN} | CSP–CSN difference voltage | 0 | - | 35 | mV |
| <u> </u> | I _{DRV} | DRVH, DRVL DC current | -45 | 7 | 45 | mA |
| Output current | I _{NOD} | PWRGD, ALERT_N sink current | - | - | 1 | mA |
| BST capacitor | C _{BST} | Connect BST to LX capacitor | - | 0.47 | - | μF |
| VCC capacitor | C _{VCC} | Connect VCC to AGND capacitor | - | 1.0 | - | μF |
| VDD capacitor | C_{VDD} | Connect VDD to PGND capacitor (CY39C502/C503) | - | 4.7 | - | μF |
| LDO5 capacitor | C _{LDO5} | Connect LDO5 to PGND capacitor(CY39C504) | - | 4.7 | - | μF |
| Operating ambient temperature | T _A | Ambient temperature | -30 | - | 85 | °C |

^{*1:} This VDD minimum input voltage indicates dynamic input range below 1ms. Refer to figure (next page) about the static VDD minimum input voltage.





WARNING

- The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.
- Always use semiconductor devices within their recommended operating condition ranges.
- Operation outside these ranges may adversely affect reliability and could result in device failure.
- No warranty is made with respect to use, conditions, or combinations not represented on the data sheet. Users
 considering application outside the listed conditions are advised to contact their representatives beforehand.





7. Electrical Characteristics

(CY39C502)

VIN = 7.4V, VDD, BST and EN connect to 5V power supply, PGND, LX = 0V. $T_A = -30$ °C to +85°C, unless otherwise noted.

| Danasaktan | | One Pitters | | Value | | 11-14 |
|--|---------------------|--|-------|-------|-------|-------|
| Parameter | Symbol | Condition | Min | Тур | Max | Unit |
| | | REFERENCE VOLTAGE | | | • | • |
| Internal reference voltage | V _{REF} | This voltage is compared to feedback voltage. Ta = 25°C | 0.693 | 0.700 | 0.707 | V |
| | - INEI | Ta = -10°C to 85°C | 0.686 | - | 0.714 | V |
| FB input current | I _{FB} | VFB = 1.0V | -0.1 | - | 0.1 | μA |
| | | ENABLE, SLP_N | | | • | • |
| Fueble seedition | VEN | Enable voltage range | 0.65 | - | 5.5 | V |
| Enable condition | V _{DSB} | Disable voltage range | 0 | - | 0.25 | V |
| EN input current | I _{EN} | V _{EN} = 5.0V | - | 0 | 0.1 | μA |
| 01.0.11 | V _{SLPDSB} | LPM disable voltage range | 0.65 | - | 5.5 | V |
| SLP_N enable condition | V _{SLPEN} | LPM enable voltage range | 0 | - | 0.35 | V |
| SLP_N input current | I _{SLP_N} | V _{SLP_N} = 5.0V | - | 0 | 0.1 | μA |
| | • | SUPPLY CURRENT | • | • | • | 1 |
| | I _{VDDPWM} | VDD, VCC input current at PWM operating. T _A = 25°C | - | 380 | 760 | μА |
| VDD supply current | I _{VDDPFM} | VDD, VCC input current at idle state in PFM operation. Static 0A inductor current. T _A = 25°C | | 180 | 360 | μА |
| | I _{VDDLPM} | VDD, VCC input current at idle state in LPM operation. Static 0A inductor current. T _A = 25°C | - | 30 | 60 | μΑ |
| VDD shutdown current | I _{VDDSDN} | VDD, VCC input current at V _{EN} = 0V | - | 0.1 | 1.0 | μA |
| VIN supply current | I _{VIN} | V _{VIN} = 25V | - | 10 | 15 | μA |
| VIN shutdown current | I _{VINSDN} | VIN input current at V _{EN} = 0V | - | 0.1 | 1.0 | μA |
| | • | UNDER VOLTAGE LOCKOUT | | | | • |
| \(\(\text{OO}\) \(\text{I}\) \(\text{O}\) \(\text{I}\) \(\text{O}\) \(\text{I}\) \(\text{O}\) \(\text{I}\) \(\text{O}\) \(\text{I}\) \(\text{O}\) \(\text{I}\) \(\text{O}\) \(\text{I}\) \(\text{I}\) \(\text{O}\) \(\text{I}\) \(\text{I}\) \(\text{O}\) \(\text{I}\) \(\text{I}\) \(\text{O}\) \(\text{I}\) \(| V _{UVLO} | UVLO release voltage | 3.99 | 4.14 | 4.29 | V |
| VCC UVLO threshold | V _{HYS} | Hysteresis | 0.005 | 0.070 | 0.200 | V |
| | • | SOFT START, DISCHARGE | | | | • |
| Period of power on reset | t _{POR} | From enable ON to the switching initiating. | 200 | - | 1000 | μs |
| Ramp up time | t _{SS} | From the switching initiating after enable ON to the output voltage reaches 95%. | 598 | 665 | 732 | μs |
| Discharge resistance | R _{DISCHG} | VOUT = 0.2V, discharge enable. | 50 | 100 | 200 | Ω |
| Discharge ends voltage | V _{DISCHG} | V _{CSN} voltage. | 0.07 | 0.10 | 0.13 | V |



VIN = 7.4V, VDD, BST and EN connect to 5V power supply, PGND, LX = 0V. $T_A = -30^{\circ}C$ to +85°C, unless otherwise noted.

(CY39C502)

| Danamatan | Comple of | Com disting | | Value | | 11!4 |
|---------------------------------------|---------------------|--|------|---------|------|------|
| Parameter | Symbol | Condition | Min | Тур | Max | Unit |
| | | ON TIMER | | | | |
| On time | ton | $V_{VIN} = 7.4V, V_{CSN} = 1.2V$ | 193 | 210 | 227 | ns |
| Minimum on time | t _{MINON} | $V_{VIN} = 7.4V, V_{CSN} = 0.2V$ | 80 | 120 | - | ns |
| Minimum off time | t _{MINOFF} | | - | 200 | 400 | ns |
| | | CURRENTLIMITATION | | | | |
| Current limitation threshold | VILIMIT | CSP-CSN difference voltage at ILIM connects to VCC. | 19.0 | 24.0 | 29.0 | mV |
| ILIM input current | I _{ILIM} | V _{ILIM} = 5.0V | - | 0 | 0.1 | μΑ |
| CSP, CSN input current | I _{CS} | V _{CS} = 1.2V | -5.0 | -2.0 | - | μΑ |
| | | OVER AND UNDER VOLTAGE PROTEC | TION | | | |
| Over voltage threshold ratio | RTov | For target output voltage. At output voltage increasing. | 110 | 115 | 125 | % |
| Propagation delay of OV | t _{ov} | - | 4 | 10 | 25 | μs |
| Under voltage threshold ratio | RT _{UV} | For target output voltage. At output voltage decreasing. | 65 | 70 | 75 | % |
| Propagation delay of UV | t _{UV} | -// | 40 | 100 | 200 | μs |
| POWER GOOD MONITOR | | | | | | |
| Power good threshold ratio | RT _{PG} | For target output voltage. At output voltage increasing. | 86 | 92 | 98 | % |
| Hysteresis Ratio | RT _{HYS} | - | 3 | 5 | 7 | % |
| Drangation delay | t _{PG} | Power good | 20 | 50 | 200 | μs |
| Propagation delay | t _{PB} | Power bad | 4 | 10 | 25 | μs |
| PWRGD leak current | I _{LKPG} | $V_{PWRGD} = 5.5 V$ | - | 0 | 1 | μA |
| PWRGD output voltage "L" level | V _{OLPG} | I _{PWRGD} = 1mA sink | | 0.05 | 0.10 | V |
| | | THERMAL SHUT DOWN | | | | |
| | T _{TSDH} | Shut down temperature. | - | 150(*1) | - | °C |
| Shut down temperature | T _{TSDL} | Exited temperature from thermal shut down state. | - | 125(*1) | - | °C |
| | | OVER CURRENT ALERTING | | | | |
| Over current alerting threshold ratio | RT _{ALT} | For target current limitation. At output current increasing. | 78 | 85 | 92 | % |
| Dranagation dalay | t _{ALTON} | On alerting assertion | 20 | 50 | 200 | μs |
| Propagation delay | t _{ALTOFF} | On alerting de-assertion | 3 | 10 | 25 | μs |
| ALERT_N leak current | I _{LKALT} | $V_{ALERT_N} = 5.5V$ | - | 0 | 1 | μA |
| ALERT_N output voltage "L" level | V _{OLALT} | I _{ALERT_N} = 1mA sink | - | 0.05 | 0.10 | V |

^{*1:} No production tested, ensure by design.




VIN = 7.4V, VDD, BST and EN connect to 5V power supply, PGND, LX = 0V. $T_A = -30$ °C to +85°C, unless otherwise noted.

(CY39C502)

| Parameter | Complete | Condition | | Value | Value | | | | | |
|----------------------------|--------------------|---|-----|----------|-------|------|--|--|--|--|
| raiailletei | Symbol | Condition | Min | Тур | Max | Unit | | | | |
| DRIVER | | | | | | | | | | |
| High side on registance | R _{HOH} | At 100mA current sourcing | - | 3(*1) | - | Ω | | | | |
| High side on resistance | R _{HOL} | At 100mA current sinking | - | 1(*1) | - | Ω | | | | |
| | R _{LOH} | At 100mA current sourcing | - | 4(*1) | - | Ω | | | | |
| Low side on resistance | RLOL | At 100mA current sinking | - | 0.75(*1) | - | Ω | | | | |
| High side source current | I _{SRCH} | V _{DRVH} = 2.5V | - | 0.7(*1) | - | Α | | | | |
| High side sink current | I _{SINKH} | V _{DRVH} = 2.5V | - | 1.1(*1) | - | Α | | | | |
| Low side source current | I _{SRCL} | V _{DRVL} = 2.5V | - | 0.5(*1) | - | Α | | | | |
| Low side sink current | I _{SINKL} | V _{DRVL} = 2.5V | - | 1.7(*1) | - | Α | | | | |
| Dead time | t _{DEAD} | From DRVH turn off to DRVL turn on. And reverse it. | 10 | 20 | - | ns | | | | |
| BOOST SWITCH | | | | | | | | | | |
| Boost switch on resistance | R _{BST} | I _{BST} = 10mA | - | 30 | 50 | Ω | | | | |
| BST leak current | I _{LKBST} | V _{BST} = 30V | - | 0.1 | 1.0 | μA | | | | |

^{*1:} No production tested, ensure by design.





VIN = 7.4V, VDD, BST and EN connect to 5V power supply, PGND, LX = 0V. $T_A = -30^{\circ}C$ to +85°C, unless otherwise noted.

(CY39C503)

| | | | | | | |
|----------------------------|---------------------|--|-------|-------|-------|-------------|
| Parameter | Symbol | Condition | | Value | | Unit |
| | Cymbol | | Min | Тур | Max | Oc |
| | | REFERENCE VOLTAGE | | | | |
| Internal reference voltage | V _{REF} | This voltage is compared to feedback voltage. Ta = 25°C | 0.99 | 1.00 | 1.01 | V |
| | | Ta = −10°C to 85°C | 0.98 | - | 1.02 | V |
| FB input current | I _{FB} | VFB = 1.0V | -0.1 | - | 0.1 | μΑ |
| | | ENABLE, SLP_N | | | | |
| F 11 80 | V _{EN} | Enable voltage range | 0.65 | - | 5.5 | V |
| Enable condition | V _{DSB} | Disable voltage range | 0 | - | 0.25 | V |
| EN input current | I _{EN} | V _{EN} = 5.0V | - | 0 | 0.1 | μA |
| OLD N. III | V _{SLPDSB} | LPM disable voltage range | 0.65 | - | 5.5 | V |
| SLP_N enable condition | V _{SLPEN} | LPM enable voltage range | 0 | - | 0.35 | V |
| SLP_N input current | I _{SLP_N} | V _{SLP_N} = 5.0V | - | 0 | 0.1 | μA |
| | | SUPPLY CURRENT | | -1 | | 1 |
| VDD supply current | IVDDPWM | VDD, VCC input current at PWM operating, T _A = 25°C | - | 380 | 760 | μА |
| | I _{VDDPFM} | VDD, VCC input current at idle state in PFM operation. Static 0A inductor current. T _A = 25°C | - | 180 | 360 | μА |
| | I _{VDDLPM} | VDD, VCC input current at idle state in LPM operation. Static 0A inductor current. T _A = 25°C | - | 30 | 60 | μА |
| VDD shutdown current | I _{VDDSDN} | VDD, VCC input current at V _{EN} = 0V | - | 0.1 | 1.0 | μΑ |
| VIN supply current | I _{VIN} | V _{VIN} = 25V | - | 10 | 15 | μΑ |
| VIN shutdown current | I _{VINSDN} | VIN input current at V _{EN} = 0V | - | 0.1 | 1.0 | μΑ |
| | -1 | UNDER VOLTAGE LOCKOUT | | | | 1. |
| | V_{UVLO} | UVLO release voltage | 3.99 | 4.14 | 4.29 | V |
| VCC UVLO threshold | V _{HYS} | Hysteresis | 0.005 | 0.070 | 0.200 | V |
| | | SOFT START, DISCHARGE | | | | 1 |
| Period of power on reset | t _{POR} | From enable ON to the switching initiating. | 200 | | 1000 | μs |
| Ramp up time | t _{ss} | From the switching initiating after enable ON to the output voltage reaches 95%. | 598 | 665 | 732 | μs |
| Discharge resistance | R _{DISCHG} | VOUT = 0.2V, discharge enable. | 50 | 100 | 200 | Ω |
| Discharge ends voltage | V _{DISCHG} | V _{CSN} voltage. | 0.07 | 0.10 | 0.13 | V |



VIN = 7.4V, VDD, BST and EN connect to 5V power supply, PGND, LX = 0V. $T_A = -30^{\circ}C$ to +85°C, unless otherwise noted.

(CY39C503)

| | | T | Value | | | |
|---------------------------------------|---------------------|--|-------|---------|------|------|
| Parameter | Symbol | Condition | Min | 1 | Mov | Unit |
| ON TIMER | | | Min | Тур | Max | |
| | | V 7.4V V 2.2V | 500 | | C04 | T |
| On time | ton | $V_{VIN} = 7.4V, V_{CSN} = 3.3V$ | 529 | 575 | 621 | ns |
| Minimum on time | t _{MINON} | $V_{VIN} = 7.4V, V_{CSN} = 0.2V$ | 100 | 200 | 400 | ns |
| Minimum off time | t _{MiNOFF} | | | 90 | 180 | ns |
| | | CURRENTLIMITATION | | | 1 | 1 |
| Current limitation threshold | V _{ILIMIT} | CSP–CSN difference voltage at ILIM connects to VCC. | 21.0 | 26.0 | 31.0 | mV |
| ILIM input current | I _{ILIM} | $V_{ILIM} = 5.0V$ | - | 0 | 0.1 | μA |
| CSP input current | I _{CSP} | $V_{CSP} = 3.3V$ | - | 2.0 | 5.0 | μΑ |
| CSN input current | I _{CSN} | $V_{CSP} = 3.3V$ | - | 8.0 | 20.0 | μΑ |
| | | OVER AND UNDER VOLTAGE PROTEC | TION | | | |
| Over voltage threshold ratio | RT _{ov} | For target output voltage. At output voltage increasing. | 110 | 115 | 125 | % |
| Propagation delay of OV | t _{ov} | - | 4 | 10 | 25 | μs |
| Under voltage threshold ratio | RT _{UV} | For target output voltage. At output voltage decreasing. | 65 | 70 | 75 | % |
| Propagation delay of UV | t _{UV} | - | 40 | 100 | 200 | μs |
| | | POWER GOOD MONITOR | | • | | |
| Power good threshold ratio | RT _{PG} | For target output voltage. At output voltage increasing. | 86 | 92 | 98 | % |
| Hysteresis Ratio | RT _{HYS} | - | 3 | 5 | 7 | % |
| B | t _{PG} | Power good | 20 | 50 | 200 | μs |
| Propagation delay | t _{PB} | Power bad | 4 | 10 | 25 | μs |
| PWRGD leak current | I _{LKPG} | V _{PWRGD} = 5.5V | - | 0 | 1 | μΑ |
| PWRGD output voltage "L" level | V _{OLPG} | I _{PWRGD} = 1mA sink | - | 0.05 | 0.10 | V |
| | | THERMAL SHUT DOWN | | | | |
| | T _{TSDH} | Shut down temperature. | 1/ | 150(*1) | | °C |
| Shut down temperature | T _{TSDL} | Exited temperature from thermal shut down state. | - | 125(*1) | - | °C |
| | | OVER CURRENT ALERTING | | | | 1 |
| Over current alerting threshold ratio | RT _{ALT} | For target current limitation. At output current increasing. | 78 | 85 | 92 | % |
| | t _{ALTON} | On alerting assertion | 20 | 50 | 200 | μs |
| Propagation delay | t _{ALTOFF} | On alerting de-assertion | 3 | 10 | 25 | μs |
| ALERT_N leak current | I _{LKALT} | V _{ALERT N} = 5.5V | - | 0 | 1 | μA |
| ALERT_N output voltage "L" level | V _{OLALT} | I _{ALERT_N} = 1mA sink | - | 0.05 | 0.10 | V |

^{*1:} No production tested, ensure by design.



VIN = 7.4V, VDD, BST and EN connect to 5V power supply, PGND, LX = 0V. $T_A = -30$ °C to +85°C, unless otherwise noted.

(CY39C503)

| | | | Value | | | | | |
|----------------------------|--------------------|---|-------|----------|-----|------|--|--|
| Parameter | Symbol | Condition | Min | Тур | Max | Unit | | |
| | | DRIVER | | | | | | |
| Lligh aide on registeres | R _{нон} | At 100mA current sourcing | - | 3(*1) | - | Ω | | |
| High side on resistance | R _{HOL} | At 100mA current sinking | - | 1(*1) | - | Ω | | |
| Law side on resistance | R _{LOH} | At 100mA current sourcing | - | 4(*1) | - | Ω | | |
| Low side on resistance | RLOL | At 100mA current sinking | - | 0.75(*1) | - | Ω | | |
| High side source current | I _{SRCH} | V _{DRVH} = 2.5V | - | 0.7(*1) | - | Α | | |
| High side sink current | Isinkh | V _{DRVH} = 2.5V | - | 1.1(*1) | - | Α | | |
| Low side source current | ISRCL | $V_{DRVL} = 2.5V$ | - | 0.5(*1) | - | Α | | |
| Low side sink current | I _{SINKL} | V _{DRVL} = 2.5V | - | 1.7(*1) | - | Α | | |
| Dead time | t _{DEAD} | From DRVH turn off to DRVL turn on. And reverse it. | 10 | 20 | - | ns | | |
| | BOOST SWITCH | | | | | | | |
| Boost switch on resistance | R _{BST} | I _{BST} = 10mA | - | 30 | 50 | Ω | | |
| BST leak current | I _{LKBST} | $V_{BST} = 30V$ | - | 0.1 | 1.0 | μΑ | | |

^{*1:} No production tested, ensure by design.



VIN = 7.4V, VOUT, BST and EN connect to 5V power supply, PGND, LX = 0V. $T_A = -30^{\circ}C$ to +85°C, unless otherwise noted.

| | | | | Value | | |
|----------------------------|----------------------|---|-------|-------|-------|------|
| Parameter | Symbol | Condition | Min | Тур | Max | Unit |
| | | REFERENCE VOLTAGE | ı | 71 | 1 | I |
| Internal reference voltage | V _{REF} | This voltage is compared to feedback voltage. Ta = 25°C | 4.95 | 5.00 | 5.05 | V |
| | | Ta = -10°C to 85°C | 4.90 | - | 5.10 | V |
| VOUTS input current | Ivouts | V _{VOUTS} = 5.0V | 2.5 | 5.0 | 12.5 | μA |
| | | ENABLE, SLP_N | | | | |
| Enable condition | V_{EN} | Enable voltage range | 2.5 | - | 25 | ٧ |
| Enable condition | V _{DSB} | Disable voltage range | 0 | - | 0.6 | ٧ |
| EN input current | I _{EN} | V _{EN} = 5.0V | - | 0.5 | 1.2 | μΑ |
| CLD N anable condition | V _{SLPDSB} | LPM disable voltage range | 0.65 | - | 5.5 | V |
| SLP_N enable condition | V _{SLPEN} | LPM enable voltage range | 0 | - | 0.35 | V |
| SLP_N input current | I _{SLP_N} | $V_{SLP_N} = 5.0V$ | - | 0 | 0.1 | μA |
| | | SUPPLY CURRENT | | | | |
| | Ivoutpwm | VOUT, VCC input current at PWM operating. T _A = 25°C | - | 400 | 800 | μА |
| VOUT supply current | I _{VOUTPFM} | VOUT, VCC input current at idle state in PFM operation. Static 0A inductor current. T _A = 25°C | - | 200 | 400 | μA |
| | I _{VOUTLPM} | VOUT, VCC input current at idle state in LPM operation. Static 0A inductor current. T _A = 25°C | - | 50 | 100 | μА |
| VOUT shutdown current | I _{VOUTSDN} | VOUT, VCC input current at V _{EN} = 0V | - | 0.1 | 1.0 | μΑ |
| VIN supply current | I _{VIN} | V _{VIN} = 25V | - | 20 | 30 | μΑ |
| VIN shutdown current | I _{VINSDN} | VIN input current at V _{EN} = 0V | - | 0.1 | 1.0 | μΑ |
| UNDER VOLTAGE LOCKOL | JT | | | | | |
| VCC LIVI O throubold | V _{UVLO} | UVLO release voltage | 3.99 | 4.14 | 4.29 | V |
| VCC UVLO threshold | V _{HYS} | Hysteresis | 0.005 | 0.070 | 0.200 | V |
| | • | SOFT START, DISCHARGE | | | | |
| Period of power on reset | t _{POR} | From enable ON to the switching initiating. | 300 | | 1400 | μs |
| Ramp up time | t _{SS} | From the switching initiating after enable ON to the output voltage reaches 95%. | 598 | 665 | 732 | μs |
| Discharge resistance | R _{DISCHG} | VOUT = 0.2V, discharge enable. | 50 | 100 | 200 | Ω |
| Discharge ends voltage | V _{DISCHG} | V _{CSN} voltage. | 0.07 | 0.10 | 0.13 | V |



VIN = 7.4V, VOUT, BST and EN connect to 5V power supply, PGND, LX = 0V. $T_A = -30$ °C to +85°C, unless otherwise noted.

| | | | | l lmit | | | | |
|---|-----------------------------------|--|------|---------|------|------|--|--|
| Parameter | Symbol | Condition | Min | Тур | Max | Unit | | |
| ON TIMER | | | | | _ | | | |
| On time | t _{ON} | $V_{VIN} = 7.4V, V_{VOUT} = 5.0V$ | 802 | 872 | 942 | ns | | |
| Minimum on time | t _{MINON} | $V_{VIN} = 7.4V, V_{VOUT} = 0.2V$ | 100 | 200 | - | ns | | |
| Minimum off time | t _{MINOFF} | - | - | 120 | 240 | ns | | |
| | | CURRENTLIMITATION | | | | | | |
| Current limitation threshold | V _{ILIMIT} | CSP-CSN difference voltage at ILIM connects to VCC. | 21.0 | 26.0 | 31.0 | mV | | |
| ILIM input current | I _{ILIM} | $V_{ILIM} = 5.0V$ | - | 0 | 0.1 | μA | | |
| CSP input current | I _{CSP} | V _{CSP} = 5.0V | - | 2.0 | 5.0 | μΑ | | |
| CSN input current | I _{CSN} | V _{CSN} = 5.0V | - | 8.0 | 20.0 | μΑ | | |
| | OVER AND UNDER VOLTAGE PROTECTION | | | | | | | |
| Over voltage threshold ratio RT _{ov} | | For target output voltage. At output voltage increasing. | 110 | 115 | 125 | % | | |
| Propagation delay of OV | t _{ov} | - | 4 | 10 | 25 | μs | | |
| Under voltage threshold ratio | RT _{UV} | For target output voltage. At output voltage decreasing. | 65 | 70 | 75 | % | | |
| Propagation delay of UV | t _{UV} | - | 40 | 100 | 200 | μs | | |
| | | POWER GOOD MONITOR | | | | | | |
| Power good threshold ratio RT _{PG} | | For target output voltage. At output voltage increasing. | 86 | 92 | 98 | % | | |
| Hysteresis Ratio | RT _{HYS} | - | 3 | 5 | 7 | % | | |
| Propagation delay | t _{PG} | Power good | 20 | 50 | 200 | μs | | |
| F10pagation delay | t _{PB} | Power bad | 4 | 10 | 25 | μs | | |
| PWRGD leak current | I _{LKPG} | $V_{PWRGD} = 5.5V$ | - | 0 | 1 | μA | | |
| PWRGD output voltage "L" level | V _{OLPG} | I _{PWRGD} = 1mA sink | - | 0.05 | 0.10 | V | | |
| THERMAL SHUT DOWN | | | | | | | | |
| | T _{TSDH} | Shut down temperature. | - | 150(*1) | - | °C | | |
| Shut down temperature | T _{TSDL} | Exited temperature from thermal shut down state. | - | 125(*1) | - | °C | | |

^{*1:} No production tested, ensure by design.



VIN = 7.4V, VOUT, BST and EN connect to 5V power supply, PGND, LX = 0V. $T_A = -30$ °C to +85°C, unless otherwise noted.

| Damamatan | Council of | Condition | | 1114 | | | |
|---|--------------------|--|------|----------|------|------|--|
| Parameter | Symbol | Condition | Min | Тур | Max | Unit | |
| | | 5V LDO | | | | | |
| Output voltage | V _{LDO5} | No switchover. VOUT input voltage < 4.4V | 4.75 | 5.00 | 5.25 | V | |
| Output current | I _{LDO5} | No switchover. V _{VIN} = 5.4V | 25 | - | - | mA | |
| Output short current I _{LDO5S} | | No switchover. $V_{\text{LDOS}} = 0V$ | | 80 | 125 | mA | |
| Switchover voltage | V _{SWOVR} | VOUT voltage rising. | 4.35 | 4.50 | 4.60 | V | |
| Switchover voltage | V _{HYS} | Hysteresis voltage. | 0.08 | 0.10 | 0.12 | V | |
| Startup time t _{SLDO5} | | LDO5 voltage reaches to 4.2V. C_{LDO5} , $C_{VCC} = 1.0 \mu F$ | | 150 | 400 | μs | |
| | | DRIVER | | | | | |
| | R _{HOH} | At 100mA current sourcing | - | 3(*1) | - | Ω | |
| High side on resistance | R _{HOL} | At 100mA current sinking | - | 1(*1) | - | Ω | |
| Low side on registeres | R _{LOH} | At 100mA current sourcing | - | 4(*1) | - | Ω | |
| Low side on resistance | R _{LOL} | At 100mA current sinking | - | 0.75(*1) | - | Ω | |
| High side source current | I _{SRCH} | $V_{DRVH} = 2.5V$ | - | 0.7(*1) | - | Α | |
| High side sink current | I _{SINKH} | $V_{DRVH} = 2.5V$ | 1- | 1.1(*1) | - | Α | |
| Low side source current | I _{SRCL} | V _{DRVL} = 2.5V | - | 0.5(*1) | - | Α | |
| Low side sink current | I _{SINKL} | V _{DRVL} = 2.5V | - | 1.7(*1) | - | А | |
| Dead time t _{DEAD} | | From DRVH turn off to DRVL turn on. And reverse it. | 10 | 20 | - | ns | |
| | | BOOST SWITCH | | | • | | |
| Boost switch on resistance | R _{BST} | I _{BST} = 10mA | - | 30 | 50 | Ω | |
| BST leak current I _{LKBST} | | V _{BST} = 30V | - | 0.1 | 1.0 | μA | |

^{*1:} No production tested, ensure by design.



8. Protections and Power Good function

8.1 Description

(CY39C502/C503/C504)

This PWM Control IC has some protection functions UVLO, OVP, UVP, ILIM, and TSD for the assumed various power system failures. Details of these protections are written as follows.

Under Voltage Lockout (UVLO)

The under voltage lockout (UVLO) protects ICs from malfunction and protects the system from destruction/deterioration, according to the reasons mentioned below.

- Transitional state when the voltage inputs to VCC (5V power supply) terminal.
- Momentary decrease

To prevent such a malfunction, this function detects a voltage drop of the 5V power supply, and stops IC operations. When the voltage of 5V power supply exceeds the threshold voltage of the under voltage lockout protection circuit, the system is restored.

Over Voltage Protection (OVP)

This function stops the output voltage when the output voltage has increased, and protects devices connected to the output. When the over voltage is detected, the controller is fixed that the high side switching FET is turned off and the low side switching FET is turned on with 10µs propagation delay. When the enable is reentered, this fixed state is released and beginning soft start.

Under Voltage Protection (UVP)

This function stops the output voltage when the output voltage has lowered, and protects devices connected to the output. When the under voltage is detected, the controller is fixed that the high side switching FET is turned off and the low side switching FET is turned off with 100µs propagation delay. When the enable is reentered, this fixed state is released and beginning soft start.

Over Current Limitation (ILIM)

This function limits the output current when it has increased, and protects devices connected to the output. This function detects the inductor valley current with current sense resister RSENSE. The differential voltage of the CSP-CSN terminals is amplified to x20 by internal current sense amplifier, and compared to the limit voltage of 480mV fixed at internal preset condition. Until the amplified voltage fall the limit voltage, the high side switching FET is held in the off state. After the voltage has fallen below the limit voltage, the high side switching FET is placed into the ON state. This limits the lower bound of the inductor current and also restricts the over current. As a result, it becomes operation that the output voltage droops.

Thermal Shutdown (TSD)

This function prevents the PWM Control IC from a thermal destruction. If the junction temperature reaches +150°C, the high side and low side switching FET are turned off. Then the discharge operation is carried out to discharge the output capacitor (The discharge operation continues until the state of the thermal shutdown released). If the junction temperature drops to +125°C, the soft start is automatically reactivated.

Power Good (PWRGD)

Power good flag is hoisted at PWRGD terminal (Open Drain) to "Hi-Z" level with 50µs propagation delay, when the output voltage becomes larger than 92% of the output setting voltage. It is related by the OVP protection written above. When the output voltage becomes lower than power good threshold level, the PWRGD terminal is changed to "L" level with 10µs propagation delay.



State Table of Protection Function


(CY39C502/C503/C504)

| Protection Function | High Side FET | Low Side FET | Output state | Remarks |
|-----------------------------------|------------------|-----------------|-----------------|---|
| Under Voltage Lockout (UVLO) | OFF | OFF | OFF | After releasing UVLO, the System is an automatic restoration with soft start. |
| Over Veltage Protection (OVP) | OFF | ON | Latch | Latch stall. |
| Over Voltage Protection (OVP) | OFF | | OFF | It returns the System by enable reentry. |
| Linder Voltage Distriction (LIVD) | OFF | OFF | Latch | Latch stall. |
| Under Voltage Protection (UVP) | OFF | OFF | | It returns the System by enable reentry. |
| Over Current Limitation (ILIM) | Switching | Switching | - | The output voltage is drooped with current limitation. |
| Thermal Shutdown (TSD) | OFF | OFF | OFF | After releasing TSD, the System is an automatic restoration with soft start. |

8.2 Timing Chart


(CY39C502/C503/C504)

Under Voltage Lockout Protection (UVLO)






Over Voltage Protection (OVP)






Under Voltage Protection (UVP)






Over Current Limitation (ILIM)





Thermal Shutdown (TSD)



9. Enhanced LPM Description


(CY39C502/C503/C504)

This PWM controller has some features for high efficiency technology with "Ultra low quiescent current" and "Extended on time" on asserting SLP_L signal from the system.

Notes

- Perform transferring to Enhanced LPM in the static switching state after 2ms from EN turn on. The soft starting
 on the enabling Enhanced LPM does not allow this controller.
- In Enhanced LPM, maximum loading current is less than critical current of "Discontinuous Conductive Mode", in other words "pulse skip mode".





9.1 Ultra Low Quiescent Current


(CY39C502/C503/C504)

This controller has the feature of "Ultra low quiescent current" 30uA in enhanced LPM. So that the IC power loss is effectively improved efficiency in DCDC light load.

9.2 Extended On Time

(CY39C502/C503/C504)

This controller uses feed forward on-time architecture with the information of input and output voltage. And this controller is transferred "Extended on-time" keeping the input and output voltage information in enhanced LPM. BY the on time is extended, gate drive loss is reduced by decreasing the switching frequency.







Idle state


9.3 Timing Chart of Enhanced LPM


(CY39C502/C503/C504)

This controller is transferred to enhanced LPM synchronized the zero crossing of inductor current, and transferred to normal operation with 100ns propagation delay avoid the switching period.












10. Over Current Alerting Description

(CY39C502/C503)

This controller has "Over Current Alerting" function. In near over current limitation range, the ALERT_N with Nch open drain terminal is change to "L" level. Over current alerting level is set 85% for over current limitation level.







11. Application Note

11.1 Setting Operating Conditions

11.1.1 Setting Output Voltage

The output voltage can be set by adjusting the setting output voltage resister ratio. Setting output voltage is calculated by the following formula.

(CY39C502)

$$V_{OUT} = \frac{R1 + R2}{R2} \times 0.7$$

(CY39C503/C504)

$$V_{OUT} = \frac{R1 + R2}{R2} \times 1.0$$

 V_{OUT} : output setting voltage (V) R1, R2 : Feedback resistor (Ω)

The total resistor value (R1+R2) of the setting output resistor should be selected up to $300k\Omega$.

When the output voltage setting value is higher than 1.2V, select resistance that the current of 300µA or more flows into feedback resistor.

11.1.2 Setting Over Current Limitation and Over Current Alerting

The over current limitation value can be set by adjusting the current sense resistor. Calculate the resister value by the following formula.

(CY39C502)

$$R_{\textit{SENSE}} = 0.024 \times \left(I_{\textit{LIMIT}} - \frac{\Delta I_{\textit{L}}}{2} - \frac{V_{\textit{OUT}} \times 300 \times 10^{-9}}{\textit{L}}\right)^{-1}$$

(CY39C503/C504)

$$R_{\text{SENSE}} = 0.025 \times \left(I_{\text{LIMIT}} - \frac{\Delta I_L}{2} - \frac{V_{\text{OUT}} \times 300 \times 10^{-9}}{L}\right)^{-1}$$

 R_{SENSE} : Over current limitation value setting resister (Ω)

ILIMIT: Over current limitation value (A)

 ΔI_L : Inductor ripple current peak to peak value (A)

V_{OUT}: Output Voltage (V)
L: Inductance (H)



The over current limitation value needs to set a sufficient margin against the maximum load current.

The over current alerting value is set with over current limitation value as following formula.

(CY39C503/C504)

$$I_{ALERT} = \left(\frac{0.024}{R_{SENSE}} - \frac{V_{OUT} \times 300 \times 10^{-9}}{2 \times L}\right) \times 0.85 + \frac{\Delta I_L}{2}$$

 R_{SENSE} : Over current limitation value setting resister (Ω)

: Over current Alerting value (A)

Δ/L : Inductor ripple current peak to peak value (A)

Vouτ : Output Voltage (V)
L : Inductance (H)

11.2 Selection Parts

11.2.1 Selection of Smoothing Inductor

(CY39C502/C503/C504)

As a rough guide, inductance of an inductor should keep the peak to peak value of inductor ripple current below 50% of the maximum output current. The inductance fulfilling the above condition can be found by the following formula.

$$L \geq \frac{V_{\mathit{IN}} - V_{\mathit{OUT}}}{LOR \times I_{\mathit{OUT_MAX}}} \times \frac{V_{\mathit{OUT}}}{V_{\mathit{IN}} \times f_{\mathit{SW}}}$$

L : Inductance (H)

I_{OUT_MAX}: Maximum load current

LOR : Inductor ripple current peak to peak value - Maximum output current ratio (less than 0.5)

 V_{IN} : Power supply voltage (V)

Vout : Output Voltage (V)

fsw : Switching frequency (Hz)

The minimum output current (critical current) in the condition that inductor current does not flow in reverse can be found by the following formula.

$$I_{oc} = \frac{V_{out}}{2 \times L} \times \frac{V_{IN} - V_{out}}{V_{IN} \times f_{sw}}$$

Ioc : Critical current (A)
L : Inductance (H)

V_{IN} : Power supply voltage (V)

 V_{OUT} : Output voltage (V)

fsw : Switching frequency (Hz)

The maximum value of the current flowing through the inductor needs to be found in order to determine whether the current flowing through the inductor is within the rated value. The maximum current flowing through the inductor can be found by the following formula.



$$I_{L_{MAX}} \geq I_{OUT_{MAX}} + \frac{\varDelta I_L}{2}$$

I_{L_MAX}: Maximum inductor current (A)I_{OUT_MAX}: Maximum load current (A)

 ΔI_L : Inductor ripple current peak to peak value (A)

11.2.2 Selection of Switching FET

(CY39C502/C503/C504)

In general, MOSFET should be used with a 30V absolute maximum rating. Obtain the maximum value of the current flowing through the switching FET in order to determine whether the current flowing through the switching FET is within the rated value. The maximum current flowing through the switching FET can be found by the following formula.

$$I_{D_{MAX}} \ge I_{OUT_{MAX}} + \frac{\varDelta I_L}{2}$$

ID_MAX : Maximum switching FET drain current (A)

lout_max : Maximum load current (A)

 ΔI_L : Inductor ripple current peak to peak value (A)

In addition, find the loss of the switching FET in order to determine whether the allowable loss of the switching is within the rated value. The allowable loss of the high side FET can be found by the following formula.

$$P_{FET_HS} = P_{RON_HS} + R_{SW_HS}$$

PFET_HS: Overall Loss of high side FET (W)
PRON_HS: Conduction loss of high side FET (W)
PSW_HS: Switching loss of high side FET (W)

The conduction loss of high side is followed as.

$$P_{RON_HS} = I_{OUT_MAX}^{}^{}^{2} \times \frac{V_{OUT}}{V_{IN}} \times R_{ON_HS}^{}^{}$$

*P*_{RON_HS} : Conduction loss of high side FET (W)

IOUT_MAX : Maximum load current (A)
VIN : Power supply voltage (V)

*V*_{OUT} : Output voltage (V)

 R_{ON_HS} : On resistance of high side FET (Ω)

The switching loss of high side is followed as.

$$P_{SW_HS} = 1.56 \times V_{IN} \times f_{SW} \times I_{OUT_MAX} \times Q_{SW}$$

Psw_Hs : Switching loss of high side FET (W)

VIN : Power supply voltage (V)
 f_{SW} : Switching frequency (Hz)
 IOUT_MAX : Maximum load current (A)

Qsw : Amount of high side FET gate switch electric charge (C)



MOSFET has a tendency where the gate drive loss increases because lower voltage product has the bigger amount of gate electric charge (Q_G). Normally, we recommend a 4V drive product, however, the idle period at light load (both the high side FET and the low side FET is off period) get longer and the gate drive voltage of the high side FET may decrease, in the automatic PFM/PWM transition. The voltage drops most at no load mode. At the time, confirm that the boost voltage (voltage between BST-LX pins) is a big enough value for the gate threshold value voltage of the high side FET.

If it is not enough, consider adding the boost diode, increasing the capacitor value of the capacitor or using a 2.5V (or 1.8V) drive product to the high side FET.

The allowable loss of the low side FET can be found by the following formula.

$$P_{FET_LS} = P_{RON_LS} = I_{OUT_MAX}^{2} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right) \times R_{ON_LS}$$

PFET_LS : Overall loss of low side FET (W)

PRON_LS : Conduction loss of low side FET (W)

IOUT_MAX : Maximum output current (A)

V_{IN} : Switching power supply voltage (V)

V_{OUT}: Output voltage (V)

 $R_{ON LS}$: On resistance of low side FET (Ω)

In switching of low side FET, the transiting voltage between drain to source is generally small. The switching FET loss is omitted in this document as it is negligible.



11.2.3 Selection of Fly Back Diode

(CY39C502/C503/C504)

This device is improved by adding the fly back diode when the conversion efficiency improvement or the suppression of the low side FET fever is desired, although those are unnecessary to execute normally. The effect is achieved in the condition where the switching frequency is high or output voltage is lower. Select period for the electric current flow into fly back diode is limited to dead time period because the synchronous rectification system is adopted (as for the dead time, see "Electrical Characteristics"). Each rating for the fly back diode can be calculated by the following formula.

$$I_D \ge I_{OUT MAX} \times f_{SW} \times (t_{D1} + t_{D2})$$

: Forward current rating of SBD (A)

Iout_MAX : Maximum load current (A)

fsw : Switching frequency (Hz)

 t_{D1} , t_{D2} : Dead times (s)

$$I_{FSM} \ge I_{OUT_MAX} + \frac{\Delta I_L}{2}$$

: Rated value of fly back diode (V)

IOUT_MAX : Maximum output current (A)

 ΔI_L : Inductor ripple current peak to peak value (A)

$$V_{R}$$
 $_{FLY} > V_{IN}$

 $V_{R FLY}$: DC reversing voltage of fly back diode (V)

 V_{IN} : Switching power supply voltage (V)

11.2.4 Selection of Boost Diode

(CY39C502)

Select a schottky barrier diode (SBD) that has a small forward voltage drop. The current to drive the gate of High-side FET flows to the SBD of the boost circuit. The average current can be found by the following formula. Select a boost diode that keep the average current below the current rating.

$$I_D \ge Q_{G_-HS} \times f_{SW}$$

ID : Forward current (A)

Q_{G_HS}: Total gate electric charge of high-side FET (C)

fsw : Switching Frequency (Hz)

The rating of the boost diode can be found by the following formula.

$$V_{R BOOST} > V_{IN}$$

 V_{R_BOOST} : Boost Diode DC reverse voltage (V) V_{IN} : Switching power supply voltage (V)



11.2.5 Selection of Input Capacitor

(CY39C502/C503/C504)

Select the input capacitor whose ESR is as small as possible. The ceramic capacitor is an ideal. Use the tantalum capacitor and the polymer capacitor of low ESR when a mass capacitor is needed as the ceramic capacitor cannot support.

The ripple voltage is generated in the power supply voltage by the switching operation. Calculate the lower bound of input capacitor according to an allowable ripple voltage. Calculate the ripple voltage of the power supply from the following formula.

$$\Delta V_{IN} = \frac{I_{OUT_MAX}}{C_{IN}} \times \frac{V_{OUT}}{V_{IN} \times f_{SW}} + ESR \times \left(I_{OUT_MAX} + \frac{\Delta I_L}{2}\right)$$

 ΔV_{IN} : Power supply ripple voltage peak to peak value (V)

IOUT_MAX : Maximum load current (A)
CIN : Input capacitance (F)
VIN : Power supply voltage (V)

Vout : Output voltage (V)

fsw : Switching frequency (Hz)

ESR : Series resistance component of input capacitor (Ω)
 ΔI_L : Ripple current peak to peak value of inductor (A)

Capacitor has frequency characteristics, the temperature characteristics, and the voltage characteristics, etc. The effective capacitance might become extremely small depending on the use conditions. Note the effective capacitance in the use conditions.

Calculate ratings of the input capacitor by following formula.

 $V_{CIN} > V_{IN}$

 V_{CIN} : Withstand voltage of the input capacitor (V)

 V_{IN} : Power supply voltage (V)

$$Irms \geq I_{OUT_MAX} \times \frac{\sqrt{V_{OUT} \times \left(V_{IN} - V_{OUT}\right)}}{V_{IN}}$$

Irms : Allowable ripple current of input capacitor (effective value) (A)

 I_{OUT_MAX} : Maximum load current (A) V_{IN} : Power supply voltage (V)

Vout : Output voltage (V)



11.2.6 Selection of Output Capacitor

Since a high ESR causes the output ripple voltage to increase, a low ESR capacitor is needs to be used in order to reduce the output ripple voltage. Generally, the ceramic capacitor is used as the output capacitor. With the switching ripple voltage taken consideration, the minimum capacitance required can be found by the following formula.

(CY39C502/C503/C504)

$$C_{OUT} \ge \frac{1}{2\pi \times f_{SW} \times (\Delta V_{OUT} / \Delta I_L - ESR)}$$

Cour : Output capacitance (F)

ESR : Series resistance element of output capacitor (Ω)

 ΔV_{OUT} : Output ripple voltage (V)

 ΔI_L : Inductor ripple current peak to peak value (A)

Also, it is necessary to unite a pole by the output capacitor and the output load with a zero by the internal compensation circuit, and to limit the crossover frequency. The minimum capacitance required can be found by the following formula.

(CY39C502)

$$C_{\text{OUT}} \ge 42.5 \times 10^{-6} \times \frac{I_{\text{OUT_MAX}}}{V_{\text{OUT}}}$$

(CY39C503)

$$C_{\text{OUT}} \ge 49.0 \times 10^{-6} \times \frac{I_{\text{OUT_MAX}}}{V_{\text{OUT}}}$$

(CY39C504)

$$C_{_{OUT}} \geq 21.7 \times 10^{-6} \times I_{_{OUT_MAX}}$$

(CY39C502)

$$C_{\text{OUT}} \ge 0.59 \times 10^{-6} \times \frac{1}{R_{\text{SENSE}} \times V_{\text{OUT}}}$$

(CY39C503)

$$C_{\text{OUT}} \ge 0.67 \times 10^{-6} \times \frac{1}{R_{\text{SENSE}} \times V_{\text{OUT}}}$$

(CY39C504)

$$C_{\text{OUT}} \geq 0.27 \times 10^{-6} \times \frac{1}{R_{\text{SENSE}}}$$

IOUT_MAX : Maximum output load current (A)

Vout : Output voltage (V)

R_{SENSE} : Over current limitation value setting resister (Ω)



Moreover, the output capacitance is also derived from the allowable amount of overshoot and under shoot. Adjust the capacitance so that the overshoot/undershoot voltage should not exceed the target voltage range.

11.2.7 Selection of Boost Capacitor

To drive the gate of high side FET, the boost capacitor must have enough stored charge. $0.47\mu F$ is assumed to be standard; however, it is necessary to adjust it when the high side FET Q_G is big. Consider the capacitance calculated by the following formula as the lowest value for the boost capacitance and select a thing anymore.

(CY39C502/C503/C504)

 $C_{BST} \ge 10 \times Q_{G_{-}HS}$

: Boost capacitance (F)

Q_{G_HS}: Amount of high side FET gate charge (C)

Calculate ratings of the boost capacitor by the following formula.

(CY39C502/C503)

 $V_{\scriptscriptstyle CBST} > V_{\scriptscriptstyle VDD}$

(CY39C504)

 $V_{CBST} > V_{LDO5}$

 V_{CBST} : Withstand voltage of the boost capacitor (V)

 V_{VDD} : Input voltage of VDD terminal (V) V_{LDO5} : Input voltage of LDO5 terminal (V)



11.2.8 Selection of VDD Capacitor

 $4.7\mu F$ is assumed to be a standard, and when Q_G of switching FET used large, it is necessary to adjust it. To suppress the ripple voltage by the switching FET gate drive, consider the capacitance calculated by the following formula as the lowest value for VDD Capacitor and select a thing any more.

Calculate ratings of the VDD terminal capacitor by the following formula.

(CY39C502/C503)

 $C_{VDD} \ge 50 \times Q_G$

(CY39C504)

 $C_{LDO5} \ge 50 \times Q_G$

C_{VDD} : VDD pin capacitance (F)
C_{LDO5} : LDO5 pin capacitance (F)

Q_G: Total amount of high and low side FETs gate charge (C)

Calculate ratings of the VDD terminal capacitor by the following formula.

(CY39C502/C503)

 $V_{CVDD} > V_{VDD}$

(CY39C504)

 $V_{CLDO5} > V_{LDO5}$

VCVDD : Withstand voltage of the VDD terminal capacitor (V)

V_{VDD} : Input voltage of VDD terminal (V)

V_{CLDO5} : Withstand voltage of the LDO5 terminal capacitor (√)

V_{LDO5} : Input voltage of LDO5 terminal (V)

11.2.9 Selection of VCC Capacitor and Resistor

(CY39C502/C503)

Connect 1.0μF between VCC to AGND terminal. Connect 10Ω between VCC to VDD terminal. (CY39C504)

Connect 1.0μF between VCC to AGND terminal. Connect 10Ω between VCC to LDO5 terminal.



11.3 Layout


(CY39C502/C503)

Consider the points listed below and do the layout design.


- Provide the ground plane as much as possible on the IC mounted face. Connect bypass capacitor connected with the VCC and VDD pins, and AGND pin of the switching system parts with switching system GND (PGND). Connect other GND connection pins with control system GND (AGND), and separate each GND, and try not to pass the heavy current path through the control system GND (AGND) as much as possible. In that case, connect control system GND (AGND) and switching system GND (PGND) at the single point of GND (PGND) directly below IC. Switching system parts are Input capacitor (C_{IN}), Switching FET, fly back diode (SBD), inductor (L) and Output capacitor (C_{OUT}).
- Connect the switching system parts as much as possible on the surface. Avoid the connection through the through hole as much as possible.
- As for AGND pins of the switching system parts, provide the through hole at the proximal place, and connect it with GND of internal layer.
- Pay the most attention to the loop composed of input capacitor (C_{IN}), switching FET, and fly back diode (SBD). Consider parts are disposed mutually to be near for making the current loop as small as possible.
- Place the bootstrap capacitor (CBST) proximal to BST and LX pins of IC as much as possible.
- Connect the line to the LX pin proximal to the drain pin of low-side FET. Also large electric current flows momentary in this net. Wire the line of width of about 0.8 mm as standard, and as short as possible.
- Large electric current flows momentary in the net of DRVH and DRVL pins connected with the gate of switching FET. Wire the line width of about 0.8 mm to be a standard, as short as possible. Take special care about the line of the DRVL pin, and wire the line as short as possible.
- By-pass capacitor (Cvcc, Cvdd) connected with VCC, and VDD should be placed close to the pin as much as possible. Also connect the GND pin of the bypass capacitor with GND of internal layer in the proximal through-hole.
- Pull the feedback line to be connected to the FB pin of the IC separately from near the output capacitor pin, whenever possible. Consider the line connected with FB pins to keep away from a switching system parts as much as possible because it is sensitive to the noise.
 - Also, place the output voltage setting resistor connected to this line near IC, and try to shorten the line to the FB pin. In addition, for the internal layer right under the component mounting place, provide the control system GND (AGND) of few ripple and few spike noises, or provide the ground plane of the power supply as much as possible. Consider that the discharge current momentary flows into the CSN pin (about 10mA at 1.0V output voltage) when the DC/DC operation stops, and then sustain the width for the feedback line.
 - There is leaked magnetic flux around the inductor or backside of place equipped with inductor. Line and parts sensitive to noise should be considered to be placed away from the inductor (or backside of place equipped with inductor).



GND routing example



Layout example of switching components





(CY39C504)


Consider the points listed below and do the layout design.

- Provide the ground plane as much as possible on the IC mounted face. Connect bypass capacitor connected with the VCC and LDO5 pins, and AGND pin of the switching system parts with switching system GND (PGND). Connect other GND connection pins with control system GND (AGND), and separate each GND, and try not to pass the heavy current path through the control system GND (AGND) as much as possible. In that case, connect control system GND (AGND) and switching system GND (PGND) at the single point of GND (PGND) directly below IC. Switching system parts are Input capacitor (CIN), Switching FET, fly back diode (SBD), inductor (L) and Output capacitor (COUT).
- Connect the switching system parts as much as possible on the surface. Avoid the connection through the through hole as much as possible.
- As for AGND pins of the switching system parts, provide the through hole at the proximal place, and connect it with GND of internal layer.
- Pay the most attention to the loop composed of input capacitor (C_{IN}), switching FET, and fly back diode (SBD). Consider parts are disposed mutually to be near for making the current loop as small as possible.
- Place the bootstrap capacitor (C_{BST}) proximal to BST and LX pins of IC as much as possible.
- Connect the line to the LX pin proximal to the drain pin of low-side FET. Also large electric current flows momentary in this net. Wire the line of width of about 0.8 mm as standard, and as short as possible.
- Large electric current flows momentary in the net of DRVH and DRVL pins connected with the gate of switching FET. Wire the line width of about 0.8 mm to be a standard, as short as possible. Take special care about the line of the DRVL pin, and wire the line as short as possible.
- By-pass capacitor (C_{VCC}, C_{LDO5}) connected with VCC, and LDO5 should be placed close to the pin as much as possible. Also connect the GND pin of the bypass capacitor with GND of internal layer in the proximal through-hole.
- Pull the feedback line to be connected to the FB pin of the IC separately from near the output capacitor pin, whenever possible. Consider the line connected with FB pins to keep away from a switching system parts as much as possible because it is sensitive to the noise.


 Also, place the output voltage setting resistor connected to this line near IC, and try to shorten the line to the FB pin. In addition, for the internal layer right under the component mounting place, provide the control system GND
 - In addition, for the internal layer right under the component mounting place, provide the control system GND (AGND) of few ripple and few spike noises, or provide the ground plane of the power supply as much as possible. Consider that the discharge current momentary flows into the CSN pin (about 10mA at 1.0V output voltage) when the DC/DC operation stops, and then sustain the width for the feedback line.
 - There is leaked magnetic flux around the inductor or backside of place equipped with inductor. Line and parts sensitive to noise should be considered to be placed away from the inductor (or backside of place equipped with inductor).



GND routing example



Layout example of switching components



12. Ordering Information


Table 12-1 Ordering information

| Part number | Package | Remarks |
|----------------------|--------------------------------|---------|
| CY39C502WQN-G-AMERE1 | 16 pin plantia OFN | |
| CY39C503WQN-G-AMERE1 | 16-pin plastic QFN (WN2016) | |
| CY39C504WQN-G-AMERE1 | (VVINZU18) | |



13. Package Dimensions

SECTION 10.1: VERY VERY THIN PLASTIC QUAD FLAT NO LEAD PACKAGES (WN2016)



| 0.44001 | М | LLIMETER | ₹ | NOTE |] |
|----------------|-----------|-----------|------|---------------------|----|
| SYMBOL | MIN. | NOM. MAX. | | NOTE | |
| Α | _ | _ | 0.75 | PROFILE | 1 |
| A1 | 0.00 | _ | 0.05 | TERMINAL HEIGHT | 1 |
| D | | 3,00 BSC. | | BODY SIZE | 1 |
| E | 3.00 BSC. | | | BODY SIZE |]4 |
| b | 0.20 | 0.25 | 0.30 | TERMINAL WIDTH |] |
| D2 | | 1.90 BSC. | | EXPOSED PAD SIZE |] |
| E ₂ | | 1.90 BSC. | | EXPOSED PAD SIZE |], |
| е | | 0.50 BSC. | | TERMINAL PITCH |], |
| n | 16 | | | TERMINAL COUNT |] |
| L | 0.18 | 0.25 | 0.32 | TERMINAL LENGTH | |
| С | C0.30 | | | EXPOSED PAD CHAMFER | |
| aaa | | 0.07 | | |] |
| bbb | 0.10 | | | |] |
| ccc | 0.10 | | | |] |
| ddd | 0.05 | | | | |
| eee | 0.05 | | | | |
| fff | | 0.10 | | |] |

- 1, DIMENSIONING AND TOLERANCING CONFORMS TO ASME Y14.5-1994.
- 2. ALL DIMENSIONS ARE IN MILLIMETERS.
- 3, N IS THE TOTAL NUMBER OF TERMINALS.

MODIMENSION "b" APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30mm FROM TERMINAL TIP IF THE TERMINAL HAS THE OPTIONAL RADIUS ON THE OTHER END OF THE TERMINAL. THE DIMENSION "b"SHOULD NOT BE MEASURED IN THAT RADIUS AREA.

5ND REFER TO THE NUMBER OF TERMINALS ON D OR E SIDE.

- 6. MAX. PACKAGE WARPAGE IS 0.05mm.
- 7. MAXIMUM ALLOWABLE BURRS IS 0.076mm IN ALL DIRECTIONS.
- NIN #1 ID ON TOP WILL BE LOCATED WITHIN INDICATED ZONE.

BILATERAL COPLANARITY ZONE APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS.



14. Major Changes

Spansion Publication Number: MB39C502_DS405-00020-1v0-E

| Page | Section | | | | Section | on | Change Results |
|--------------|---------|--|--|--|---------|----|-----------------|
| Revision 1.0 |) | | | | | | |
| = | - | | | | | | Initial release |

NOTE: Please see "Document History" about later revised information.

Document History

Document Title: CY39C502/503/504, High Efficiency Step Down DC/DC Controller Datasheet

Document Number: 002-08449

| Revision | ECN | Submission Date | Description of Change |
|----------|---------|--------------------|--|
| ** | _ | 09/09/2014 | Migrated to Cypress and assigned document number 002-08449. |
| | | | No change to document contents or format. |
| *A | 5127378 | 02/12/2016 | Updated to Cypress template. |
| *B | 6498494 | 03/05/2019 | Updated Document Title to read as "CY39C502/503/504, High Efficiency Step Down DC/DC Controller Datasheet". Replaced "MB39C502" with "CY39C502" in all instances across the document. Replaced "MB39C503" with "CY39C503" in all instances across the document. Replaced "MB39C504" with "CY39C504" in all instances across the document. Updated Ordering Information: Updated part numbers. Updated to new template. |
| *C | 6866755 | 04/23/2020 | This Spec to be Obsolete. Reason: All the MPNs in this datasheet are EOL Prune. |



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

ARM® Cortex® Microcontrollers cypress.com/arm

Automotive cypress.com/automotive

Clocks & Buffers cypress.com/clocks
Interface cypress.com/interface

Internet of Things cypress.com/iot

Memory cypress.com/memory

Microcontrollers cypress.com/mcu

PSoC cypress.com/psoc

Power Management ICs cypress.com/pmic

Touch Sensing cypress.com/touch

USB Controllers cypress.com/usb

Wireless Connectivity cypress.com/wireless

PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

Cypress Developer Community

Community | Code Examples | Projects | Video | Blogs | Training | Components

Technical Support

cypress.com/support

Cypress®, the Cypress logo, Spansion®, the Spansion logo, MirrorBit® Eclipse™, ORNAND™, Easy DesignSim™, Traveo™ and combinations thereof, are trademarks and registered trademarks of Cypress Semiconductor Corp. ARM and Cortex are the registered trademarks of ARM Limited in the EU and other countries.

© Cypress Semiconductor Corporation, 2014-2020. This document is the property of Cypress Semiconductor Corporation and its subsidiaries ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress shall have no liability arising out of any security breach, such as unauthorizzed access to or use of a Cypress product. CYPRESS DOES NOT REPRESENT, WARRANT, OR GUARANTEE THAT CYPRESS PRODUCTS, OR SYSTEMS CREATED USING CYPRESS PRODUCTS, WILL BE FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION (collectively, "Security Breach"). Cypress disclaims any liability relating to any Security Breach, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from any Security Breach. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. "High-Risk Device" means any device or system whose failure could cause personal injury, death, or property damage. Examples of High-Risk Devices are weapons, nuclear installations, surgical implants, and other medical devices. "Critical Component" means any component of a

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.