

# High Voltage Latch-Up Proof, 4-/8-Channel Multiplexers

**Data Sheet** 

ADG5408/ADG5409

#### **FEATURES**

Latch-up proof 8 kV human body model (HBM) ESD rating Low on resistance (13.5  $\Omega$ )  $\pm 9$  V to  $\pm 22$  V dual-supply operation 9 V to 40 V single-supply operation 48 V supply maximum ratings Fully specified at  $\pm 15$  V,  $\pm 20$  V,  $\pm 12$  V, and  $\pm 36$  V V<sub>SS</sub> to V<sub>DD</sub> analog signal range

#### **APPLICATIONS**

Relay replacement
Automatic test equipment
Data acquisition
Instrumentation
Avionics
Audio and video switching
Communication systems

#### **GENERAL DESCRIPTION**

The ADG5408/ADG5409 are monolithic CMOS analog multiplexers comprising eight single channels and four differential channels, respectively. The ADG5408 switches one of eight inputs to a common output, as determined by the 3-bit binary address lines, A0, A1, and A2. The ADG5409 switches one of four differential inputs to a common differential output, as determined by the 2-bit binary address lines, A0 and A1.

An EN input on both devices enables or disables the device. When EN is disabled, all channels switch off. The on-resistance profile is very flat over the full analog input range, which ensures good linearity and low distortion when switching audio signals. High switching speed also makes the parts suitable for video signal switching.

Each switch conducts equally well in both directions when on, and each switch has an input signal range that extends to the power supplies. In the off condition, signal levels up to the supplies are blocked.

#### **FUNCTIONAL BLOCK DIAGRAMS**




Figure 1.

The ADG5408/ADG5409 do not have  $V_L$  pins; rather, the logic power supply is generated internally by an on-chip voltage generator.

#### **PRODUCT HIGHLIGHTS**

- 1. Trench isolation guards against latch-up. A dielectric trench separates the P and N channel transistors thereby preventing latch-up even under severe overvoltage conditions.
- Low R<sub>ON</sub>.
- Dual-supply operation. For applications where the analog signal is bipolar, the ADG5408/ADG5409 can be operated from dual supplies up to ±22 V.
- 4. Single-supply operation. For applications where the analog signal is unipolar, the ADG5408/ADG5409 can be operated from a single rail power supply up to 40 V.
- 5. 3 V logic compatible digital inputs:  $V_{INH} = 2.0 \text{ V}$ ,  $V_{INL} = 0.8 \text{ V}$ .
- 6. No V<sub>L</sub> logic power supply required.

# ADG5408/ADG5409

# **Data Sheet**

# **TABLE OF CONTENTS**

7/10—Revision 0: Initial Version

Features
Applications1
Functional Block Diagrams
General Description
Product Highlights
Revision History2
Specifications
±15 V Dual Supply3
±20 V Dual Supply4
12 V Single Supply5
36 V Single Supply6
Continuous Current per Channel, Sx or D8
REVISION HISTORY
3/13—Rev. B to Rev. C
Changes to Table 5 and Table 6
5/12—Rev. A to Rev. B
Removed Automotive Information (Throughout)
6/11—Rev. 0 to Rev. A
$ \begin{array}{cccc} Change \ to \ Features \ Section & & & 1 \\ Change \ to \ I_{SS} \ Parameter, \ Table \ 2. & & 5 \\ Changes \ to \ Figure \ 3. & & & 10 \\ Changes \ to \ Figure \ 5. & & & 11 \\ Updated \ Outline \ Dimensions & & 21 \\ Changes \ to \ Ordering \ Guide & & 21 \\ Added \ Automotive \ Products \ Section & & 21 \\ \end{array} $

Absolute Maximum Ratings	٠
ESD Caution	
Pin Configurations and Function Descriptions	10
Typical Performance Characteristics	12
Test Circuits	10
Terminology	18
Trench Isolation	19
Applications Information	20
Outline Dimensions	2
Ordering Guide	22

## **SPECIFICATIONS**

## ±15 V DUAL SUPPLY

 $V_{\text{DD}}$  = +15 V  $\pm$  10%,  $V_{\text{SS}}$  = -15 V  $\pm$  10%, GND = 0 V, unless otherwise noted.

Table 1.

Parameter	25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range			V <sub>DD</sub> to V <sub>SS</sub>	V	
On Resistance, Ron	13.5			Ωtyp	$V_S = \pm 10 \text{ V}, I_S = -10 \text{ mA}; \text{ see Figure 26}$
	15	18	22	Ω max	$V_{DD} = +13.5 \text{ V}, V_{SS} = -13.5 \text{ V}$
On-Resistance Match Between Channels, ΔR <sub>ON</sub>	0.3			Ωtyp	$V_S = \pm 10 \text{ V}, I_S = -10 \text{ mA}$
Chamicis, Anon	0.8	1.3	1.4	Ω max	
On-Resistance Flatness, R <sub>FLAT (ON)</sub>	1.8	1.3		Ωtyp	$V_S = \pm 10 \text{ V, } I_S = -10 \text{ mA}$
Off Resistance Flattiess, Repair (ON)	2.2	2.6	3	Ω max	V3 = ±10 V, 13 = 10 111/V
LEAKAGE CURRENTS				22111071	$V_{DD} = +16.5 \text{ V}, V_{SS} = -16.5 \text{ V}$
Source Off Leakage, I <sub>s</sub> (Off)	±0.05			nA typ	$V_S = \pm 10 \text{ V}, V_D = \mp 10 \text{ V}; \text{ see Figure 29}$
Journe on Leanage, 13 (on)	±0.25	±1	±7	nA max	v <sub>3</sub> =10 (, v <sub>0</sub> + 10 (, see Figure 2)
Drain Off Leakage, I <sub>D</sub> (Off)	±0.23			nA typ	$V_{S} = \pm 10 \text{ V}, V_{D} = \mp 10 \text{ V}; \text{ see Figure 29}$
Drain on Leakage, in (on)	±0.4	±4	±30	nA max	V <sub>3</sub> = ±10 V, V <sub>0</sub> = 110 V, See Figure 25
Channel On Leakage, I <sub>D</sub> (On), I <sub>s</sub> (On)	±0.1		150	nA typ	$V_S = V_D = \pm 10 \text{ V}$ ; see Figure 25
Charmer on Leakage, ib (On), is (On)	±0.1	±4	±30	nA max	vs = vb = ±10 v, see rigule 25
DIGITAL INPUTS	±0.4	<u> </u>	130	TIA IIIax	
Input High Voltage, V <sub>INH</sub>			2.0	V min	
Input Low Voltage, V <sub>INL</sub>			0.8	V max	
Input Current, I <sub>INL</sub> or I <sub>INH</sub>	0.002			μA typ	$V_{IN} = V_{GND} \text{ or } V_{DD}$
			±0.1	μA max	
Digital Input Capacitance, C <sub>IN</sub>	3			pF typ	
DYNAMIC CHARACTERISTICS <sup>1</sup>					
Transition Time, trransition	170			ns typ	$R_L = 300 \Omega, C_L = 35 pF$
	217	258	292	ns max	$V_S = 10 \text{ V}$ ; see Figure 32
t <sub>on</sub> (EN)	140			ns typ	$R_L = 300 \Omega, C_L = 35 pF$
	175	213	242	ns max	$V_s = 10 \text{ V}$ ; see Figure 34
t <sub>OFF</sub> (EN)	130			ns typ	$R_L = 300 \Omega, C_L = 35 pF$
	161	183	198	ns max	$V_S = 10 \text{ V}$ ; see Figure 34
Break-Before-Make Time Delay, t <sub>□</sub>	50			ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$
			16	ns min	$V_{S1} = V_{S2} = 10 \text{ V}$ ; see Figure 33
Charge Injection, Q <sub>INJ</sub>	115			pC typ	$V_S = 0 \text{ V}, R_S = 0 \Omega, C_L = 1 \text{ nF};$ see Figure 35
Off Isolation	-60			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; see Figure 28
Channel-to-Channel Crosstalk	-60			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; see Figure 27
Total Harmonic Distortion + Noise	0.01			% typ	$R_L = 1 \text{ k}\Omega$ , 15 V p-p, $f = 20 \text{ Hz}$ to 20 kHz; see Figure 30
–3 dB Bandwidth					$R_L = 50 \Omega$ , $C_L = 5 pF$ ; see Figure 31
ADG5408	50			MHz typ	,
ADG5409	87			MHz typ	
Insertion Loss	0.9			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; Figure 31
C <sub>s</sub> (Off)	15			pF typ	$V_S = 0 \text{ V, } f = 1 \text{ MHz}$
C <sub>D</sub> (Off)				P. 9P	
ADG5408	102			pF typ	$V_S = 0 V, f = 1 MHz$
ADG5409	50			pF typ	$V_S = 0 \text{ V, } f = 1 \text{ MHz}$
NUGUTOV	50	1	1	אי יאף	V 3 — U V, 1 — 1 IVII IZ

Parameter	25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
C <sub>D</sub> (On), C <sub>S</sub> (On)					
ADG5408	133			pF typ	$V_S = 0 V, f = 1 MHz$
ADG5409	81			pF typ	$V_S = 0 V, f = 1 MHz$
POWER REQUIREMENTS					$V_{DD} = +16.5 \text{ V}, V_{SS} = -16.5 \text{ V}$
I <sub>DD</sub>	45			μA typ	Digital inputs = 0 V or V <sub>DD</sub>
	55		70	μA max	
Iss	0.001			μA typ	Digital inputs = $0 \text{ V or V}_{DD}$
			1	μA max	
$V_{DD}/V_{SS}$			±9/±22	V min/V max	GND = 0 V

<sup>&</sup>lt;sup>1</sup> Guaranteed by design; not subject to production test.

## ±20 V DUAL SUPPLY

 $V_{\text{DD}}$  = +20 V  $\pm$  10%,  $V_{\text{SS}}$  = -20 V  $\pm$  10%, GND = 0 V, unless otherwise noted.

Table 2.

Parameter	25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range			V <sub>DD</sub> to V <sub>SS</sub>	V	
On Resistance, Ron	12.5			Ωtyp	$V_S = \pm 15 \text{ V}, I_S = -10 \text{ mA}; \text{ see Figure 26}$
	14	17	21	Ω max	$V_{DD} = +18 \text{ V}, V_{SS} = -18 \text{ V}$
On-Resistance Match Between Channels, $\Delta R_{ON}$	0.3			Ωtyp	$V_S = \pm 15 \text{ V, } I_S = -10 \text{ mA}$
	0.8	1.3	1.4	Ω max	
On-Resistance Flatness, R <sub>FLAT (ON)</sub>	2.3			Ωtyp	$V_S = \pm 15 \text{ V, } I_S = -10 \text{ mA}$
	2.7	3.1	3.5	Ω max	
LEAKAGE CURRENTS					$V_{DD} = +22 \text{ V}, V_{SS} = -22 \text{ V}$
Source Off Leakage, I₅ (Off)	±0.1			nA typ	$V_S = \pm 15 \text{ V}, V_D = \mp 15 \text{ V}; \text{ see Figure 29}$
	±0.25	±1	±7	nA max	
Drain Off Leakage, I <sub>D</sub> (Off)	±0.15			nA typ	$V_S = \pm 15 \text{ V}, V_D = \mp 15 \text{ V}; \text{ see Figure 29}$
	±0.4	±4	±30	nA max	
Channel On Leakage, I <sub>D</sub> (On), I <sub>S</sub> (On)	±0.15			nA typ	$V_S = V_D = \pm 15 \text{ V}$ ; see Figure 25
	±0.4	±4	±30	nA max	
DIGITAL INPUTS					
Input High Voltage, V <sub>INH</sub>			2.0	V min	
Input Low Voltage, V <sub>INL</sub>			0.8	V max	
Input Current, I <sub>INL</sub> or I <sub>INH</sub>	0.002			μA typ	$V_{IN} = V_{GND} \text{ or } V_{DD}$
			±0.1	μA max	
Digital Input Capacitance, C <sub>IN</sub>	3			pF typ	
DYNAMIC CHARACTERISTICS <sup>1</sup>					
Transition Time, ttransition	160			ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$
	207	237	262	ns max	$V_S = 10 \text{ V}$ ; see Figure 32
ton (EN)	140			ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$
	165	194	218	ns max	V <sub>s</sub> = 10 V; see Figure 34
t <sub>OFF</sub> (EN)	133			ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$
	153	174	189	ns max	V <sub>s</sub> = 10 V; see Figure 34
Break-Before-Make Time Delay, t <sub>D</sub>	38			ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$
			11	ns min	$V_{S1} = V_{S2} = 10 \text{ V}$ ; see Figure 33
Charge Injection, Q <sub>INJ</sub>	155			pC typ	$V_S = 0 \text{ V}, R_S = 0 \Omega, C_L = 1 \text{ nF; see}$ Figure 35
Off Isolation	-60			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; see Figure 28
Channel-to-Channel Crosstalk	-60			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; see Figure 27

Rev. C | Page 4 of 24

Parameter	25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
Total Harmonic Distortion + Noise	0.012			% typ	$R_L = 1 \text{ k}\Omega$ , 20 V p-p, f = 20 Hz to 20 kHz; see Figure 30
−3 dB Bandwidth					$R_L = 50 \Omega$ , $C_L = 5 pF$ ; see Figure 31
ADG5408	50			MHz typ	
ADG5409	88			MHz typ	
Insertion Loss	0.8			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; see Figure 31
C <sub>s</sub> (Off)	17			pF typ	$V_S = 0 V, f = 1 MHz$
C <sub>D</sub> (Off)					
ADG5408	98			pF typ	$V_S = 0 V, f = 1 MHz$
ADG5409	48			pF typ	$V_S = 0 V, f = 1 MHz$
$C_D$ (On), $C_S$ (On)					
ADG5408	128			pF typ	$V_S = 0 V, f = 1 MHz$
ADG5409	80			pF typ	$V_S = 0 V, f = 1 MHz$
POWER REQUIREMENTS					$V_{DD} = +22 \text{ V}, V_{SS} = -22 \text{ V}$
I <sub>DD</sub>	50			μA typ	Digital inputs = 0 V or V <sub>DD</sub>
	70		110	μA max	
I <sub>SS</sub>	0.001			μA typ	Digital inputs = $0 \text{ V or V}_{DD}$
			1	μA max	
$V_{DD}/V_{SS}$			±9/±22	V min/V max	GND = 0 V

<sup>&</sup>lt;sup>1</sup> Guaranteed by design; not subject to production test.

## **12 V SINGLE SUPPLY**

 $V_{\text{DD}}$  = 12 V  $\pm$  10%,  $V_{\text{SS}}$  = 0 V, GND = 0 V, unless otherwise noted.

Table 3.

Parameter	25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range			0 V to V <sub>DD</sub>	V	
On Resistance, R <sub>ON</sub>	26			Ωtyp	$V_S = 0 \text{ V to } 10 \text{ V}, I_S = -10 \text{ mA}; \text{ see}$ Figure 26
	30	36	42	Ω max	$V_{DD} = 10.8  V, V_{SS} = 0  V$
On-Resistance Match Between Channels, $\Delta R_{ON}$	0.3			Ωtyp	$V_S = 0 \text{ V to } 10 \text{ V}, I_S = -10 \text{ mA}$
	1	1.5	1.6	Ω max	
On-Resistance Flatness, R <sub>FLAT (ON)</sub>	5.5			Ωtyp	$V_S = 0 \text{ V to } 10 \text{ V, } I_S = -10 \text{ mA}$
	6.5	8	12	Ω max	
LEAKAGE CURRENTS					$V_{DD} = 13.2 \text{ V}, V_{SS} = 0 \text{ V}$
Source Off Leakage, I <sub>s</sub> (Off)	±0.02			nA typ	$V_S = 1 \text{ V}/10 \text{ V}, V_D = 10 \text{ V}/1 \text{ V}; \text{ see}$ Figure 29
	±0.25	±1	±7	nA max	
Drain Off Leakage, I <sub>D</sub> (Off)	±0.05			nA typ	$V_S = 1 \text{ V}/10 \text{ V}, V_D = 10 \text{ V}/1 \text{ V}; \text{ see}$ Figure 29
	±0.4	±4	±30	nA max	
Channel On Leakage, I <sub>D</sub> (On), I <sub>S</sub> (On)	±0.05			nA typ	$V_S = V_D = 1 \text{ V}/10 \text{ V}$ ; see Figure 25
	±0.4	±4	±30	nA max	
DIGITAL INPUTS					
Input High Voltage, V <sub>INH</sub>			2.0	V min	
Input Low Voltage, V <sub>INL</sub>			0.8	V max	
Input Current, I <sub>INL</sub> or I <sub>INH</sub>	0.002			μA typ	$V_{IN} = V_{GND} \text{ or } V_{DD}$
			±0.1	μA max	
Digital Input Capacitance, C <sub>IN</sub>	3			pF typ	

Parameter	25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
DYNAMIC CHARACTERISTICS <sup>1</sup>					
Transition Time, ttransition	230			ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$
	321	388	430	ns max	V <sub>s</sub> = 8 V; see Figure 32
ton (EN)	215			ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$
	276	345	397	ns max	V <sub>s</sub> = 8 V; see Figure 34
toff (EN)	134			ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$
	161	187	209	ns max	V <sub>s</sub> = 8 V; see Figure 34
Break-Before-Make Time Delay, t <sub>D</sub>	118			ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$
			55	ns min	$V_{S1} = V_{S2} = 8 \text{ V}$ ; see Figure 33
Charge Injection, Q <sub>INJ</sub>	45			pC typ	$V_s = 6 \text{ V}, R_s = 0 \Omega, C_L = 1 \text{ nF; see}$ Figure 35
Off Isolation	-60			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; see Figure 28
Channel-to-Channel Crosstalk	-60			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; see Figure 27
Total Harmonic Distortion + Noise	0.1			% typ	$R_L = 1 \text{ k}\Omega$ , 6 V p-p, f = 20 Hz to 20 kHz; see Figure 30
-3 dB Bandwidth					$R_L = 50 \Omega$ , $C_L = 5 pF$ ; see Figure 31
ADG5408	35			MHz typ	
ADG5409	74			MHz typ	
Insertion Loss	-1.8			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; see Figure 31
C <sub>s</sub> (Off)	22			pF typ	$V_S = 6 \text{ V}, f = 1 \text{ MHz}$
C <sub>D</sub> (Off)					
ADG5408	119			pF typ	$V_S = 6 V, f = 1 MHz$
ADG5409	59			pF typ	$V_S = 6 V, f = 1 MHz$
$C_D$ (On), $C_S$ (On)					
ADG5408	146			pF typ	$V_S = 6 V, f = 1 MHz$
ADG5409	86			pF typ	$V_{S} = 6 V, f = 1 MHz$
POWER REQUIREMENTS					V <sub>DD</sub> = 13.2 V
I <sub>DD</sub>	40			μA typ	Digital inputs = 0 V or V <sub>DD</sub>
	50		65	μA max	
$V_{DD}$			9/40	V min/V max	$GND = 0 V, V_{SS} = 0 V$

<sup>&</sup>lt;sup>1</sup> Guaranteed by design; not subject to production test.

#### **36 V SINGLE SUPPLY**

 $V_{DD}$  = 36 V  $\pm$  10%,  $V_{SS}$  = 0 V, GND = 0 V, unless otherwise noted.

Table 4.

Parameter	25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range			0 V to V <sub>DD</sub>	V	
On Resistance, R <sub>ON</sub>	14.5			Ωtyp	$V_s = 0 \text{ V to } 30 \text{ V, } I_s = -10 \text{ mA; see}$ Figure 26
	16	19	23	Ω max	$V_{DD} = 32.4 \text{ V}, V_{SS} = 0 \text{ V}$
On-Resistance Match Between Channels, $\Delta R_{ON}$	0.3			Ωtyp	$V_S = 0 \text{ V to } 30 \text{ V, } I_S = -10 \text{ mA}$
	0.8	1.3	1.4	Ω max	
On-Resistance Flatness, R <sub>FLAT (ON)</sub>	3.5			Ωtyp	$V_s = 0 \text{ V to } 30 \text{ V, } I_s = -10 \text{ mA}$
	4.3	5.5	6.5	Ω max	
LEAKAGE CURRENTS					$V_{DD} = 39.6 \text{ V}, V_{SS} = 0 \text{ V}$
Source Off Leakage, Is (Off)	±0.1			nA typ	$V_S = 1 \text{ V}/30 \text{ V}, V_D = 30 \text{ V}/1 \text{ V}; \text{ see}$ Figure 29
	±0.25	±1	±7	nA max	

Rev. C | Page 6 of 24

Parameter	25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
Drain Off Leakage, I <sub>D</sub> (Off)	±0.15			nA typ	$V_S = 1 \text{ V}/30 \text{ V}, V_D = 30 \text{ V}/1 \text{ V}; \text{ see}$ Figure 29
	±0.4	±4	±30	nA max	riguic 25
Channel On Leakage, I <sub>D</sub> (On), I <sub>s</sub> (On)	±0.15			nA typ	$V_S = V_D = 1 \text{ V}/30 \text{ V}$ ; see Figure 25
2a	±0.4	±4	±30	nA max	
DIGITAL INPUTS					
Input High Voltage, V <sub>INH</sub>			2.0	V min	
Input Low Voltage, V <sub>INL</sub>			0.8	V max	
Input Current, I <sub>INL</sub> or I <sub>INH</sub>	0.002			μA typ	$V_{IN} = V_{GND}$ or $V_{DD}$
			±0.1	μA max	
Digital Input Capacitance, C <sub>IN</sub>	3			pF typ	
DYNAMIC CHARACTERISTICS <sup>1</sup>					
Transition Time, trransition	187			ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$
	242	257	281	ns max	$V_s = 18 \text{ V}$ ; see Figure 32
ton (EN)	160			ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$
	195	219	237	ns max	$V_S = 18 \text{ V}$ ; see Figure 34
t <sub>OFF</sub> (EN)	147			ns typ	$R_L = 300 \Omega,  C_L = 35  pF$
	184	184	190	ns max	$V_S = 18 \text{ V}$ ; see Figure 34
Break-Before-Make Time Delay, $t_D$	53			ns typ	$R_L = 300 \Omega,  C_L = 35  pF$
			17	ns min	$V_{S1} = V_{S2} = 18 \text{ V}$ ; see Figure 33
Charge Injection, Q <sub>INJ</sub>	150			pC typ	$V_S = 18 \text{ V}, R_S = 0 \Omega, C_L = 1 \text{ nF};$ see Figure 35
Off Isolation	-60			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; see Figure 28
Channel-to-Channel Crosstalk	-60			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; see Figure 27
Total Harmonic Distortion + Noise	0.4			% typ	$R_L = 1 \text{ k}\Omega$ , 18 V p-p, $f = 20 \text{ Hz}$ to 20 kHz; see Figure 30
-3 dB Bandwidth					$R_L = 50 \Omega$ , $C_L = 5 pF$ ; see Figure 31
ADG5408	45			MHz typ	
ADG5409	76			MHz typ	
Insertion Loss	-1			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; see Figure 31
C <sub>s</sub> (Off)	18			pF typ	$V_S = 18 \text{ V, } f = 1 \text{ MHz}$
C <sub>D</sub> (Off)				, .	
ADG5408	120			pF typ	$V_S = 18  \text{V},  f = 1  \text{MHz}$
ADG5409	60			pF typ	$V_S = 18 V, f = 1 MHz$
$C_D$ (On), $C_S$ (On)					
ADG5408	137			pF typ	$V_S = 18  \text{V},  f = 1  \text{MHz}$
ADG5409	80			pF typ	$V_S = 18  \text{V},  f = 1  \text{MHz}$
POWER REQUIREMENTS					V <sub>DD</sub> = 39.6 V
$I_{DD}$	80			μA typ	Digital inputs = 0 V or V <sub>DD</sub>
	100		130	μA max	
$V_{DD}$			9/40	V min/V max	$GND = 0 V, V_{SS} = 0 V$

<sup>&</sup>lt;sup>1</sup> Guaranteed by design; not subject to production test.

## **CONTINUOUS CURRENT PER CHANNEL, Sx OR D**

## Table 5. ADG5408

Parameter	25°C	85°C	125°C	Unit
CONTINUOUS CURRENT, Sx OR D				
$V_{DD} = +15 \text{ V}, V_{SS} = -15 \text{ V}$				
TSSOP ( $\theta_{JA} = 112.6$ °C/W)	120	78	50	mA maximum
LFCSP ( $\theta_{JA} = 30.4$ °C/W)	207	113	60	mA maximum
$V_{DD} = +20 \text{ V}, V_{SS} = -20 \text{ V}$				
TSSOP ( $\theta_{JA} = 112.6$ °C/W)	127	81	51	mA maximum
LFCSP ( $\theta_{JA} = 30.4$ °C/W)	218	117	61	mA maximum
$V_{DD} = 12 \text{ V}, V_{SS} = 0 \text{ V}$				
TSSOP ( $\theta_{JA} = 112.6$ °C/W)	97	66	44	mA maximum
LFCSP ( $\theta_{JA} = 30.4$ °C/W)	168	99	57	mA maximum
$V_{DD} = 36 \text{ V}, V_{SS} = 0 \text{ V}$				
TSSOP ( $\theta_{JA} = 112.6$ °C/W)	125	80	50	mA maximum
LFCSP ( $\theta_{JA} = 30.4$ °C/W)	214	116	61	mA maximum

#### Table 6. ADG5409

Parameter	25°C	85°C	125°C	Unit
CONTINUOUS CURRENT, Sx OR D				
$V_{DD} = +15 \text{ V}, V_{SS} = -15 \text{ V}$				
TSSOP ( $\theta_{JA} = 112.6^{\circ}\text{C/W}$ )	90	62	43	mA maximum
LFCSP ( $\theta_{JA} = 30.4$ °C/W)	156	95	55	mA maximum
$V_{DD} = +20 \text{ V}, V_{SS} = -20 \text{ V}$				
TSSOP ( $\theta_{JA} = 112.6$ °C/W)	95	65	44	mA maximum
LFCSP ( $\theta_{JA} = 30.4$ °C/W)	165	98	56	mA maximum
$V_{DD} = 12 \text{ V}, V_{SS} = 0 \text{ V}$				
TSSOP ( $\theta_{JA} = 112.6$ °C/W)	71	51	35	mA maximum
LFCSP ( $\theta_{JA} = 30.4$ °C/W)	126	81	50	mA maximum
$V_{DD} = 36 \text{ V}, V_{SS} = 0 \text{ V}$				
TSSOP ( $\theta_{JA} = 112.6$ °C/W)	92	64	43	mA maximum
LFCSP ( $\theta_{JA} = 30.4$ °C/W)	161	97	56	mA maximum

## **ABSOLUTE MAXIMUM RATINGS**

 $T_A = 25$ °C, unless otherwise noted.

Table 7.

Table 7.				
Parameter	Rating			
V <sub>DD</sub> to V <sub>SS</sub>	48 V			
V <sub>DD</sub> to GND	−0.3 V to +48 V			
V <sub>SS</sub> to GND	+0.3 V to -48 V			
Analog Inputs <sup>1</sup>	$V_{SS}$ – 0.3 V to $V_{DD}$ + 0.3 V or 30 mA, whichever occurs first			
Digital Inputs <sup>1</sup>	$V_{SS}$ – 0.3 V to $V_{DD}$ + 0.3 V or 30 mA, whichever occurs first			
Peak Current, Sx or D Pins				
ADG5408	435 mA (pulsed at 1 ms, 10% duty cycle maximum)			
ADG5409	300 mA (pulsed at 1 ms, 10% duty cycle maximum)			
Continuous Current, Sx or D <sup>2</sup>	Data + 15%			
Temperature Range				
Operating	–40°C to +125°C			
Storage	−65°C to +150°C			
Junction Temperature	150°C			
Thermal Impedance, $\theta_{JA}$				
16-Lead TSSOP (4-Layer Board)	112.6°C/W			
16-Lead LFCSP (4-Layer Board)	30.4°C/W			
Reflow Soldering Peak Temperature, Pb Free	As per JEDEC J-STD-020			

<sup>&</sup>lt;sup>1</sup> Overvoltages at the Ax, EN, Sx, and D pins are clamped by internal diodes. Limit current to the maximum ratings given.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Only one absolute maximum rating can be applied at any one time.


#### **ESD CAUTION**




**ESD (electrostatic discharge) sensitive device.**Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

<sup>&</sup>lt;sup>2</sup> See Table 5.

# PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS





NOTES
1. THE EXPOSED PAD IS
CONNECTED INTERNALLY. FOR
INCREASED RELIABILITY OF THE
SOLDER JOINTS AND MAXIMUM
THERMAL CAPABILITY, IT IS
RECOMMENDED THAT THE PAD BE
SOLDERED TO THE SUBSTRATE, V<sub>SS</sub>.

Figure 2. ADG5408 Pin Configuration (TSSOP)


Figure 3. ADG5408 Pin Configuration (LFCSP)


**Table 8. ADG5408 Pin Function Descriptions** 

Pin No.					
TSSOP	TSSOP LFCSP Mnemonic		Description		
1	15	A0	Logic Control Input.		
2	16	EN	Active High Digital Input. When low, the device is disabled and all switches are off. When high, Ax logic inputs determine on switches.		
3	1	V <sub>SS</sub>	Most Negative Power Supply Potential. In single-supply applications, this pin can be connected to ground.		
4	2	S1	Source Terminal 1. This pin can be an input or an output.		
5	3	S2	Source Terminal 2. This pin can be an input or an output.		
6	4	S3	Source Terminal 3. This pin can be an input or an output.		
7	5	S4	Source Terminal 4. This pin can be an input or an output.		
8	6	D	Drain Terminal. This pin can be an input or an output.		
9	7	S8	Source Terminal 8. This pin can be an input or an output.		
10	8	S7	Source Terminal 7. This pin can be an input or an output.		
11	9	S6	Source Terminal 6. This pin can be an input or an output.		
12	10	S5	Source Terminal 5. This pin can be an input or an output.		
13	11	$V_{DD}$	Most Positive Power Supply Potential.		
14	12	GND	Ground (0 V) Reference.		
15	13	A2	Logic Control Input.		
16	14	A1	Logic Control Input.		
	EP	Exposed Pad	The exposed pad is connected internally. For increased reliability of the solder joints and maximum thermal capability, it is recommended that the pad be soldered to the substrate, Vss.		

Table 9. ADG5408 Truth Table

A2	A1	A0	EN	On Switch
X	Х	Х	0	None
0	0	0	1	1
0	0	1	1	2
0	1	0	1	3
0	1	1	1	4
1	0	0	1	5
1	0	1	1	6
1	1	0	1	7
1	1	1	1	8





NOTES
1. THE EXPOSED PAD IS
CONNECTED INTERNALLY. FOR
INCREASED RELIABILITY OF THE
SOLDER JOINTS AND MAXIMUM
THERMAL CAPABILITY, IT IS
RECOMMENDED THAT THE PAD BE
SOLDERED TO THE SUBSTRATE, V<sub>SS</sub>.

Figure 4. ADG5409 Pin Configuration (TSSOP)

Figure 5. ADG5409 Pin Configuration (LFCSP)

Table 10. ADG5409 Pin Function Descriptions

Pin No. TSSOP LFCSP Mnemonic				
		Mnemonic	Description	
1	15	A0	Logic Control Input.	
2	16	EN	Active High Digital Input. When low, the device is disabled and all switches are off. When high, Ax logic inputs determine on switches.	
3	1	Vss	Most Negative Power Supply Potential. In single-supply applications, this pin can be connected to ground.	
4	2	S1A	Source Terminal 1A. This pin can be an input or an output.	
5	3	S2A	Source Terminal 2A. This pin can be an input or an output.	
6	4	S3A	Source Terminal 3A. This pin can be an input or an output.	
7	5	S4A	Source Terminal 4A. This pin can be an input or an output.	
8	6	DA	Drain Terminal A. This pin can be an input or an output.	
9	7	DB	Drain Terminal B. This pin can be an input or an output.	
10	8	S4B	Source Terminal 4B. This pin can be an input or an output.	
11	9	S3B	Source Terminal 3B. This pin can be an input or an output.	
12	10	S2B	Source Terminal 2B. This pin can be an input or an output.	
13	11	S1B	Source Terminal 1B. This pin can be an input or an output.	
14	12	$V_{DD}$	Most Positive Power Supply Potential.	
15	13	GND	Ground (0 V) Reference.	
16	14	A1	Logic Control Input.	
	EP	Exposed Pad	The exposed pad is connected internally. For increased reliability of the solder joints and maximum thermal capability, it is recommended that the pad be soldered to the substrate, Vss.	

Table 11. ADG5409 Truth Table

A1	A0	EN	On Switch Pair
X	X	0	None
0	0	1	1
0	1	1	2
1	0	1	3
1	1	1	4

## TYPICAL PERFORMANCE CHARACTERISTICS




Figure 6.  $R_{ON}$  as a Function of  $V_S$ ,  $V_D$  (Dual Supply)




Figure 7.  $R_{ON}$  as a Function of  $V_S$ ,  $V_D$  (Dual Supply)




Figure 8.  $R_{ON}$  as a Function of  $V_S$ ,  $V_D$  (Single Supply)




Figure 9.  $R_{ON}$  as a Function of  $V_S$ ,  $V_D$  (Single Supply)




Figure 10.  $R_{ON}$  as a Function of  $V_S$  ( $V_D$ ) for Different Temperatures,  $\pm 15$  V Dual Supply




Figure 11. R<sub>ON</sub> as a Function of V<sub>S</sub> (V<sub>D</sub>) for Different Temperatures, ±20 V Dual Supply




Figure 12.  $R_{ON}$  as a Function of  $V_S$  ( $V_D$ ) for Different Temperatures, 12 V Single Supply




Figure 13.  $R_{ON}$  as a Function of  $V_D$  ( $V_S$ ) for Different Temperatures, 36 V Single Supply




Figure 14. Leakage Currents vs. Temperature,  $\pm 15$  V Dual Supply




Figure 15. Leakage Currents vs. Temperature, ±20 V Dual Supply




Figure 16. Leakage Currents vs. Temperature, 12 V Single Supply




Figure 17. Leakage Currents vs. Temperature, 36 V Single Supply




Figure 18. Off Isolation vs. Frequency, ±15 V Dual Supply




Figure 19. Crosstalk vs. Frequency, ±15 V Dual Supply




Figure 20. Charge Injection vs. Source Voltage




Figure 21. ACPSRR vs. Frequency, ±15 V Dual Supply




Figure 22. THD + N vs. Frequency




Figure 23. Bandwidth




Figure 24. ttransition Times vs. Temperature

## **TEST CIRCUITS**




Figure 25. On Leakage




Figure 26. On Resistance




Figure 27. Channel-to-Channel Crosstalk




Figure 28. Off Isolation




Figure 29. Off Leakage




Figure 30. THD + Noise Figure




Figure 31. Bandwidth




Figure 32. Address to Output Switching Times, ttransition




Figure 33. Break-Before-Make Delay,  $t_D$ 




Figure 34. Enable Delay, ton (EN), toff (EN)




Figure 35. Charge Injection Rev. C | Page 17 of 24

## **TERMINOLOGY**

#### Inn

I<sub>DD</sub> represents the positive supply current.

#### $I_{SS}$

Iss represents the negative supply current.

#### $V_D, V_S$

 $V_{\text{D}}$  and  $V_{\text{S}}$  represent the analog voltage on Terminal D and Terminal S, respectively.

#### Ron

 $R_{\rm ON}$  is the ohmic resistance between Terminal D and Terminal S.

#### $\Delta R_{ON}$

 $\Delta R_{\rm ON}$  represents the difference between the  $R_{\rm ON}$  of any two channels.

#### R<sub>FLAT (ON)</sub>

The difference between the maximum and minimum value of on resistance as measured over the specified analog signal range is represented by R<sub>FLAT (ON)</sub>.

#### Is (Off)

Is (Off) is the source leakage current with the switch off.

#### ID (Off)

I<sub>D</sub> (Off) is the drain leakage current with the switch off.

#### $I_D$ (On), $I_S$ (On)

 $I_{\text{D}}\left(\text{On}\right)$  and  $I_{\text{S}}\left(\text{On}\right)$  represent the channel leakage currents with the switch on.

#### $\mathbf{V}_{\text{INL}}$

 $V_{\mbox{\scriptsize INL}}$  is the maximum input voltage for Logic 0.

#### $V_{INH}$

 $V_{INH}$  is the minimum input voltage for Logic 1.

#### $I_{INL}$ , $I_{INH}$

 $I_{\text{INL}}$  and  $I_{\text{INH}}$  represent the low and high input currents of the digital inputs.

#### C<sub>D</sub> (Off)

C<sub>D</sub> (Off) represents the off switch drain capacitance, which is measured with reference to ground.

#### Cs (Off)

C<sub>s</sub> (Off) represents the off switch source capacitance, which is measured with reference to ground.

#### $C_D$ (On), $C_S$ (On)

 $C_D$  (On) and  $C_S$  (On) represent on switch capacitances, which are measured with reference to ground.

#### $C_{IN}$

C<sub>IN</sub> represents digital input capacitance.

#### ton (EN)

 $t_{\rm ON}$  (EN) represents the delay time between the 50% and 90% points of the digital input and switch on condition.

#### toff (EN)

t<sub>OFF</sub> (EN) represents the delay time between the 50% and 90% points of the digital input and switch off condition.

#### **t**TRANSITION

Delay time between the 50% and 90% points of the digital inputs and the switch on condition when switching from one address state to another.

#### tn

 $t_{\text{D}}$  represents the off time measured between the 80% point of both switches when switching from one address state to another.

#### Off Isolation

Off isolation is a measure of unwanted signal coupling through an off channel.

#### **Charge Injection**

Charge injection is a measure of the glitch impulse transferred from the digital input to the analog output during switching.

#### Crosstalk

Crosstalk is a measure of unwanted signal that is coupled through from one channel to another as a result of parasitic capacitance.

#### Bandwidth

Bandwidth is the frequency at which the output is attenuated by 3 dB.

#### On Response

On response is the frequency response of the on switch.

#### Total Harmonic Distortion + Noise (THD + N)

The ratio of the harmonic amplitude plus noise of the signal to the fundamental is represented by THD + N.

#### AC Power Supply Rejection Ratio (ACPSRR)

ACPSRR is a measure of the ability of a part to avoid coupling noise and spurious signals that appear on the supply voltage pin to the output of the switch. The dc voltage on the device is modulated by a sine wave of 0.62 V p-p. The ratio of the amplitude of signal on the output to the amplitude of the modulation is the ACPSRR.

## TRENCH ISOLATION

In the ADG5408/ADG5409, an insulating oxide layer (trench) is placed between the NMOS and the PMOS transistors of each CMOS switch. Parasitic junctions, which occur between the transistors in junction isolated switches, are eliminated, and the result is a completely latch-up proof switch.

In junction isolation, the N and P wells of the PMOS and NMOS transistors form a diode that is reverse-biased under normal operation. However, during overvoltage conditions, this diode can become forward-biased. A silicon controlled rectifier (SCR) type circuit is formed by the two transistors causing a significant amplification of the current that, in turn, leads to latch-up. With trench isolation, this diode is removed, and the result is a latch-up proof switch.





Figure 36. Trench Isolation

## APPLICATIONS INFORMATION

The ADG54xx family switches and multiplexers provide a robust solution for instrumentation, industrial, aerospace, and other harsh environments that are prone to latch-up, which is an undesirable high current state that can lead to device failure and persist until the power supply is turned off. The ADG5408/ADG5409 high voltage switches allow single-supply operation


from 9 V to 40 V and dual-supply operation from  $\pm 9$  V to  $\pm 22$  V. The ADG5408/ADG5409 (as well as select devices within the same family) achieve an 8 kV human body model ESD rating that provides a robust solution eliminating the need for separate protect circuitry designs in some applications.

## **OUTLINE DIMENSIONS**



#### COMPLIANT TO JEDEC STANDARDS MO-153-AB

Figure 37. 16-Lead Thin Shrink Small Outline Package [TSSOP] (RU-16) Dimensions shown in millimeters



#### COMPLIANT TO JEDEC STANDARDS MO-220-WGGC.

Figure 38. 16-Lead Lead Frame Chip Scale Package [LFCSP\_WQ] 4 mm × 4 mm Body, Very Very Thin Quad (CP-16-17) Dimensions shown in millimeters

## **ORDERING GUIDE**

Model <sup>1</sup>	Temperature Range	Package Description	Package Option
ADG5408BRUZ	-40°C to +125°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	RU-16
ADG5408BRUZ-REEL7	-40°C to +125°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	RU-16
ADG5408BCPZ-REEL7	-40°C to +125°C	16-Lead Lead Frame Chip Scale Package [LFCSP_WQ]	CP-16-17
ADG5409BRUZ	-40°C to +125°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	RU-16
ADG5409BRUZ-REEL7	-40°C to +125°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	RU-16
ADG5409BCPZ-REEL7	-40°C to +125°C	16-Lead Lead Frame Chip Scale Package [LFCSP_WQ]	CP-16-17

 $<sup>^{1}</sup>$  Z = RoHS Compliant Part.

# **NOTES**

**NOTES** 



# **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

## **Analog Devices Inc.:**

ADG5408BRUZ ADG5408BRUZ-REEL7 ADG5409BRUZ-REEL7 ADG5409BRUZ-REEL7 ADG5409BRUZ ADG5408BCPZ-REEL7 ADG5408TCPZ-EP-RL7 ADG5409TCPZ-EP-RL7 ADG5408TCPZ-EP ADG5409TCPZ-EP