- Low Offset ... 3 mV (Max) for A-Grade
- Wide Gain-Bandwidth Product . . . 4 MHz
- High Slew Rate ... 13 V/μs
- Fast Settling Time ... 1.1 μs to 0.1%
- Wide-Range Single-Supply Operation ...4 V to 36 V
- Wide Input Common-Mode Range Includes Ground (V_{CC-})
- Low Total Harmonic Distortion ... 0.02%
- Large-Capacitance Drive Capability ...10,000 pF
- Output Short-Circuit Protection
- Alternative to MC33074/A and MC34074/A

description/ordering information

D, N, OR PW PACKAGE (TOP VIEW)										
10UT [1IN- [1IN+ [V _{CC+} [2IN+ [3 4 5		10] 4OUT] 4IN–] 4IN+] V _{CC} _/GND] 3IN+						
2IN- [20UT [6 7		9 8] 3IN–] 3OUT						

SLVS461B - JANUARY 2003 - REVISED JULY 2003

TA	V _{IO} max AT 25°C	PACKA	AGET	ORDERABLE PART NUMBER	TOP-SIDE MARKING
		PDIP (N)	Tube of 25	TL3474ACN	TL3474ACN
			Tube of 50	TL3474ACD	TI 0.4744
	A-grade: 3 mV	SOIC (D)	Reel of 2500	TL3474ACDR	TL3474A
	0 111		Tube of 90	TL3474ACPW	T0 47 44
0°C to 70°C		TSSOP (PW)	Reel of 2000	TL3474ACPWR	T3474A
		PDIP (N)	Tube of 25	TL3474CN	TL3474CN
	Standard grade: 10 mV		Tube of 50	TL3474CD	7104740
		SOIC (D)	Reel of 2500	TL3474CDR	TL3474C
	10 111		Tube of 90	TL3474CPW	TI 0.474
		TSSOP (PW)	Reel of 2000	TL3474CPWR	TL3474
		PDIP (N)	Tube of 25	TL3474AIN	Z3474A
			Tube of 50	TL3474AID	TI 0 47 4 4
	A-grade: 3 mV	SOIC (D)	Reel of 2500	TL3474AIDR	TL3474AI
	0 111		Tube of 90	TL3474AIPW	70.47.44
4000 1- 40500		TSSOP (PW)	Reel of 2000	TL3474AIPWR	Z3474A
–40°C to 105°C		PDIP (N)	Tube of 25	TL3474IN	TL3474IN
			Tube of 50	TL3474ID	TI 0.4741
	Standard grade: 10 mV	SOIC (D)	Reel of 2500	TL3474IDR	TL3474I
		T0000 (DW)	Tube of 90	TL3474IPW	70474
		TSSOP (PW)	Reel of 2000	TL3474IPWR	Z3474

ORDERING INFORMATION

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




SLVS461B - JANUARY 2003 - REVISED JULY 2003

description/ordering information (continued)

Quality, low-cost, bipolar fabrication with innovative design concepts is employed for the TL3474, TL3474A operational amplifiers. These devices offer 4 MHz of gain-bandwidth product, 13-V/ μ s slew rate, and fast settling time without the use of JFET device technology. Although the TL3474 and TL3474A can be operated from split supplies, they are particularly suited for single-supply operation because the common-mode input voltage range includes ground potential (V_{CC}). With a Darlington transistor input stage, these devices exhibit high input resistance, low input offset voltage, and high gain. The all-npn output stage, characterized by no dead-band crossover distortion and large output voltage swing, provides high-capacitance drive capability, excellent phase and gain margins, low open-loop high-frequency output impedance, and symmetrical source/sink ac frequency response. These low-cost amplifiers are an alternative to the MC34074/A and MC33074/A operational amplifiers.

schematic (each amplifier)





SLVS461B - JANUARY 2003 - REVISED JULY 2003

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage: V _{CC+} (see Note 1)	
V _{CC} _ Differential input voltage, V _{ID} (see Note 2)	±36 V
Input voltage, V _I (any input)	
Input current, I _I (each input)	±1 mA +80 mA
Total current into V_{CC+}	
Total current out of V _{CC-}	
Duration of short-circuit current at (or below) 25°C (see Note 3)	Unlimited
Package thermal impedance, θ_{JA} (see Notes 4 and 5): D package	
N package	80°C/W
PW package	113°C/W
Operating virtual junction temperature, T ₁	150°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds	260°C
Storage temperature range, T _{stg}	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values, except differential voltages, are with respect to the midpoint between V_{CC+} and V_{CC-}/GND.
 - 2. Differential voltages are at the noninverting input with respect to the inverting input. Excessive input current can flow when the input is less than V_{CC-} 0.3 V.
 - 3. The output can be shorted to either supply. Temperature and/or supply voltages must be limited to ensure that the maximum dissipation rating is not exceeded.
 - 4. Maximum power dissipation is a function of T_J(max), θ_{JA} , and T_A. The maximum allowable power dissipation at any allowable ambient temperature is P_D = (T_J(max) T_A)/ θ_{JA} . Operating at the absolute maximum T_J of 150°C can affect reliability.
 - 5. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions

		MIN	MAX	UNIT	
V _{CC±}	Supply voltage	4	36	V	
	$V_{CC} = 5 V$	0	2.8		
VIC	Common-mode input voltage $V_{CC\pm} = \pm 15 \text{ V}$	-15	12.8	v	
.	TL3474C, TL3474AC	0	70	°C	
١A	Operating free-air temperature TL3474I, TL3474AI	-40	105	C	



SLVS461B – JANUARY 2003 – REVISED JULY 2003

electrical characteristics at specified free-air temperature, V_{CC \pm} = \pm 15 V (unless otherwise noted)

_				_		TL3474		٦	rl3474A		
P	ARAMETER	TEST COND	ITIONS	TA	MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	UNIT
			$V_{CC} = 5 V$	25°C		1.5	10		1.5	3	
VIO	Input offset voltage			25°C		1.0	10		1.0	3	mV
	vollage		$V_{CC} = \pm 15 V$	Full range‡			12			5	
ανιο	Temperature coefficient of input offset voltage	$V_{IC} = 0,$ $V_{O} = 0,$	V _{CC} = ±15 V	Full range‡		10			10		μV/°C
	Input offset	R _S = 50 Ω		25°C		6	75		6	75	
IIO	current		V _{CC} = ±15 V	Full range [‡]			300			300	nA
	land black summer	1		25°C		100	500		100	500	
IB	Input bias current		$V_{CC} = \pm 15 V$	Full range‡			700			700	nA
Common-mode VICR input voltage		R _S = 50 Ω	25°C		-15 to 12.8			-15 to 12.8		V	
range	0	Full range‡		-15 to 12.8			-15 to 12.8				
,, High-level		$V_{CC+} = 5 V, V_{CC-} = R_L = 2 k\Omega$	25°C	3.7	4		3.7	4		.,	
V _{OH} output voltage	$R_L = 10 \ k\Omega$		25°C	13.6	14		13.6	14		V	
		$R_L = 2 k\Omega$		Full range‡	13.4			13.4			
.,	Low-level	$V_{CC+} = 5 V, V_{CC-} = R_L = 2 k\Omega$	25°C		0.1	0.3		0.1	0.3	V	
VOL	output voltage	$R_L = 10 \ k\Omega$		25°C		-14.7	-14.3		-14.7	-14.3	V
		$R_L = 2 k\Omega$		Full range‡			-13.5			-13.5	
	Large-signal differential	V _O = ±10 V, R _L = 2	<u>لام</u>	25°C	25	100		25	100		
A _{VD}	voltage amplification	$VO = \pm 10$ V, $RL = 21$	<u></u>	Full range‡	20			20			V/mV
	Short-circuit	Source: $V_{ID} = 1 V$,	VO = 0	25°C	-10	-34		-10	-34		mA
los	output current	Sink: $V_{ID} = -1 V$,	VO = 0	23.0	20	27		20	27		
CMRR	Common-mode rejection ratio	$V_{IC} = V_{ICR}(min),$	R _S = 50 Ω	25°C	65	97		80	97		dB
ksvr	Supply-voltage rejection ratio (ΔV _{CC±} /ΔV _{IO})	$V_{CC\pm} = \pm 13.5 \text{ V to } \pm R_{S} = 100 \Omega$	-16.5 V,	25°C	70	97		70	97		dB
		V _O = 0,	No load	25°C		3.5	4.5		3.5	4.5	
Icc	Supply current	vO = 0,	NU IUaŭ	Full range‡		4.5	5.5		4.5	5.5	mA
	(per channel)	$V_{CC+} = 5 V, V_O = 2$ $V_{CC-} = 0$, No load	.5 V,	25°C		3.5	4.5		3.5	4.5	

[†] All typical values are at T_A = 25°C. [‡] Full range is 0°C to 70°C for the TL3474C, TL3474AC devices and -40° C to 105°C for the TL3474I, TL3474AI devices.



SLVS461B - JANUARY 2003 - REVISED JULY 2003


operating characteristics, V_{CC \pm} = ±15 V, T_A = 25°C


				TL3474		Т				
	PARAMETER	TEST CONDITI	ONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
SR+	Positive slew rate	$V_{I} = -10 V$ to 10 V,	A _V = 1	8	10		8	10		
SR-	Negative slew rate	$R_L = 2 k\Omega$, $C_L = 300 pF$	A _V = -1	13			13			V/µs
t _s	Settling time	A _{VD} = −1, 10-V step	To 0.1% To 0.01%		1.1 2.2			1.1 2.2		μs
Vn	Equivalent input noise voltage	f = 1 kHz,	R _S = 100 Ω		49			49		nV/√Hz
In	Equivalent input noise current	f = 1 kHz	0.22			0.22			pA/√Hz	
THD	Total harmonic distortion	$V_{O(PP)} = 2 V \text{ to } 20 V, R_L = A_{VD} = 10, f = 10 \text{ kHz}$		0.02		0.02			%	
GBW	Gain-bandwidth product	f =100 kHz		3	4		3	4		MHz
BW	Power bandwidth	$V_{O(PP)} = 20 \text{ V}, \text{ R}_{L} = 2 \text{ k}\Omega$ AVD = 1, THD = 5.0%	2		160			160		kHz
		$R_L = 2 k\Omega$,	$C_L = 0$	70			70			
фт	Phase margin	RL = 2 kΩ,	C _L = 300 pF	50				50		deg
	0.1	$R_L = 2 k\Omega$,	$C_L = 0$		12			12		
	Gain margin	$R_L = 2 k\Omega$,	C _L = 300 pF		4		4			dB
ri	Differential input resistance	$V_{IC} = 0$			150			150		MΩ
Ci	Input capacitance	$V_{IC} = 0$			2.5			2.5		pF
	Channel separation	f = 10 kHz			101			101		dB
z ₀	Open-loop output impedance	f = 1 MHz,	A _V = 1		20		20			Ω





SLVS461B – JANUARY 2003 – REVISED JULY 2003

TYPICAL CHARACTERISTICS (T_A = 25° C UNLESS OTHERWISE NOTED)














Figure 3

Figure 4



SLVS461B – JANUARY 2003 – REVISED JULY 2003

TYPICAL CHARACTERISTICS ($T_A = 25^{\circ}C$ UNLESS OTHERWISE NOTED)





Figure 7

Figure 8



SLVS461B - JANUARY 2003 - REVISED JULY 2003

TYPICAL CHARACTERISTICS ($T_A = 25^{\circ}C$ UNLESS OTHERWISE NOTED)







24-Aug-2018

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
TL3474ACD	(1) ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	(6) CU NIPDAU	(3) Level-1-260C-UNLIM	0 to 70	(4/5) TL3474A	Samples
TL3474ACDR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	TL3474A	Samples
TL3474ACN	ACTIVE	PDIP	Ν	14	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	0 to 70	TL3474ACN	Samples
TL3474ACPW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	T3474A	Samples
TL3474ACPWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	T3474A	Samples
TL3474AID	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 105	TL3474AI	Samples
TL3474AIDR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 105	TL3474AI	Samples
TL3474AIDRE4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 105	TL3474AI	Samples
TL3474AIN	ACTIVE	PDIP	N	14	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	-40 to 105	TL3474AIN	Samples
TL3474AIPW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 105	Z3474A	Samples
TL3474AIPWE4	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 105	Z3474A	Samples
TL3474AIPWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 105	Z3474A	Samples
TL3474CD	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	TL3474C	Samples
TL3474CDR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	TL3474C	Samples
TL3474CN	ACTIVE	PDIP	N	14	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	0 to 70	TL3474CN	Samples
TL3474CPW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	T3474	Samples
TL3474CPWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	T3474	Samples



24-Aug-2018

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TL3474ID	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 105	TL3474I	Samples
TL3474IDR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 105	TL3474I	Samples
TL3474IN	ACTIVE	PDIP	N	14	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	-40 to 105	TL3474IN	Samples
TL3474IPW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 105	Z3474	Samples
TL3474IPWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 105	Z3474	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



www.ti.com

24-Aug-2018

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


PACKAGE MATERIALS INFORMATION


www.ti.com

TAPE AND REEL INFORMATION


REEL DIMENSIONS

TEXAS INSTRUMENTS





TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

TAPE AND REEL INFORMATION

*All dimensions are nominal


Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TL3474ACDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
TL3474ACPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TL3474AIDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
TL3474AIPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TL3474CDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
TL3474CPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TL3474IDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
TL3474IPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

Texas Instruments

www.ti.com

PACKAGE MATERIALS INFORMATION

14-Jul-2012



*All dimensions are nominal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TL3474ACDR	SOIC	D	14	2500	333.2	345.9	28.6
TL3474ACPWR	TSSOP	PW	14	2000	367.0	367.0	35.0
TL3474AIDR	SOIC	D	14	2500	333.2	345.9	28.6
TL3474AIPWR	TSSOP	PW	14	2000	367.0	367.0	35.0
TL3474CDR	SOIC	D	14	2500	333.2	345.9	28.6
TL3474CPWR	TSSOP	PW	14	2000	367.0	367.0	35.0
TL3474IDR	SOIC	D	14	2500	333.2	345.9	28.6
TL3474IPWR	TSSOP	PW	14	2000	367.0	367.0	35.0

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



A. An integration of the information o

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2018, Texas Instruments Incorporated