

# CCB LC75814V

CMOS LSI

## 1/4 Duty General-Purpose LCD Driver




ON Semiconductor®

<http://onsemi.com>

### Overview

The LC75814V is a 1/4 duty general-purpose LCD driver that can be used for frequency display in electronic tuners under the control of a microcontroller. The LC75814V can drive an LCD with up to 64 segments directly. The LC75814V can also control up to 4 general-purpose output ports. Since the LC75814V uses separate power supply systems for the LCD drive block and the logic block, the LCD driver block power-supply voltage can be set to any voltage in the range 2.7 to 6.0 volts, regardless of the logic block power-supply voltage.




SSOP30(275mil)

### Features

- Support for 1/4 duty 1/2 bias or 1/4 duty 1/3 bias drive of up to 64 segments under serial data control.
- Serial data input supports CCB format communication with the system controller.
- Serial data control of the power-saving mode based backup function and all the segments forced off function
- Serial data control of switching between the segment output port and the general-purpose output port functions
- High generality, since display data is displayed directly without decoder intervention.
- Independent VLCD for the LCD driver block (VLCD can be set to any voltage in the range 2.7 to 6.0 volts, regardless of the logic block power-supply voltage.)
- The INH pin can force the display to the off state.
- RC oscillator circuit

### Package Dimensions

unit : mm (typ)



- CCB is ON Semiconductor®'s original format. All addresses are managed by ON Semiconductor® for this format.

- CCB is a registered trademark of Semiconductor Components Industries, LLC.

### ORDERING INFORMATION

See detailed ordering and shipping information on page 14 of this data sheet.

## Specifications


Absolute Maximum Ratings at  $T_a = 25^\circ\text{C}$ ,  $V_{SS} = 0 \text{ V}$

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	$V_{DD}$ max	$V_{DD}$	–0.3 to +7.0	V
	$V_{LCD}$ max	$V_{LCD}$	–0.3 to +7.0	V
Input voltage	$V_{IN}$ 1	CE, CL, DI, $\overline{INH}$	–0.3 to +7.0	V
	$V_{IN}$ 2	OSC	–0.3 to $V_{DD} + 0.3$	V
	$V_{IN}$ 3	$V_{LCD}$ 1, $V_{LCD}$ 2	–0.3 to $V_{LCD} + 0.3$	V
Output voltage	$V_{OUT}$ 1	OSC	–0.3 to $V_{DD} + 0.3$	V
	$V_{OUT}$ 2	S1 to S16, COM1 to COM4, P1 to P4	–0.3 to $V_{LCD} + 0.3$	V
Output current	$I_{OUT}$ 1	S1 to S16	300	$\mu\text{A}$
	$I_{OUT}$ 2	COM1 to COM4	3	mA
	$I_{OUT}$ 3	P1 to P4	5	mA
Allowable power dissipation	$P_d$ max	$T_a = 85^\circ\text{C}$	100	mW
Operating temperature	$T_{op}$		–40 to +85	$^\circ\text{C}$
Storage temperature	$T_{stg}$		–55 to +125	$^\circ\text{C}$

Allowable Operating Ranges at  $T_a = –40$  to  $+85^\circ\text{C}$ ,  $V_{SS} = 0 \text{ V}$

Parameter	Symbol	Conditions	Ratings			Unit
			min	typ	max	
Supply voltage	$V_{DD}$	$V_{DD}$	2.7		6.0	V
	$V_{LCD}$	$V_{LCD}$	2.7		6.0	V
Input voltage	$V_{LCD}$ 1	$V_{LCD}$ 1		2/3 $V_{LCD}$	$V_{LCD}$	V
	$V_{LCD}$ 2	$V_{LCD}$ 2		1/3 $V_{LCD}$	$V_{LCD}$	V
Input high level voltage	$V_{IH}$	CE, CL, DI, $\overline{INH}$	0.8 $V_{DD}$		6.0	V
Input low level voltage	$V_{IL}$	CE, CL, DI, $\overline{INH}$	0		0.2 $V_{DD}$	V
Recommended external resistance	$R_{OSC}$	OSC		43		$\text{k}\Omega$
Recommended external capacitance	$C_{OSC}$	OSC		680		pF
Guaranteed oscillation range	$f_{OSC}$	OSC	25	50	100	kHz
Data setup time	$t_{ds}$	CL, DI: Figure 2	160			ns
Data hold time	$t_{dh}$	CL, DI: Figure 2	160			ns
CE wait time	$t_{cp}$	CE, CL: Figure 2	160			ns
CE setup time	$t_{cs}$	CE, CL: Figure 2	160			ns
CE hold time	$t_{ch}$	CE, CL: Figure 2	160			ns
High level clock pulse width	$t_{\phi H}$	CL: Figure 2	160			ns
Low level clock pulse width	$t_{\phi L}$	CL: Figure 2	160			ns
Rise time	$t_r$	CE, CL, DI: Figure 2		160		ns
Fall time	$t_f$	CE, CL, DI: Figure 2		160		ns
$\overline{INH}$ switching time	$t_c$	$\overline{INH}$ , CE: Figure 3	10			$\mu\text{s}$


## Pin Assignment



## Electrical Characteristics for the Allowable Operating Ranges

Parameter	Symbol	Conditions	Ratings			Unit
			min	typ	max	
Hysteresis	$V_H$	CE, CL, DI, $\overline{INH}$		0.1 $V_{DD}$		V
Input high level current	$I_{IH}$	CE, CL, DI, $\overline{INH}$ ; $V_I = 6.0$ V			5.0	$\mu A$
Input low level current	$I_{IL}$	CE, CL, DI, $\overline{INH}$ ; $V_I = 0$ V	-5.0			$\mu A$
Output high level voltage	$V_{OH}$ 1	S1 to S16; $I_O = -20$ $\mu A$	$V_{LCD} - 0.9$			V
	$V_{OH}$ 2	COM1 to COM4; $I_O = -100$ $\mu A$	$V_{LCD} - 0.9$			V
	$V_{OH}$ 3	P1 to P4; $I_O = -1$ mA	$V_{LCD} - 0.9$			V
Output low level voltage	$V_{OL}$ 1	S1 to S16; $I_O = 20$ $\mu A$			0.9	V
	$V_{OL}$ 2	COM1 to COM4; $I_O = 100$ $\mu A$			0.9	V
	$V_{OL}$ 3	P1 to P4; $I_O = 1$ mA			0.9	V
Output middle level voltage <sup>*1</sup>	$V_{MID}$ 1	COM1 to COM4; 1/2 bias, $I_O = \pm 100$ $\mu A$	1/2 $V_{LCD} - 0.9$		1/2 $V_{LCD} + 0.9$	V
	$V_{MID}$ 2	S1 to S16; 1/3 bias, $I_O = \pm 20$ $\mu A$	2/3 $V_{LCD} - 0.9$		2/3 $V_{LCD} + 0.9$	V
	$V_{MID}$ 3	S1 to S16; 1/3 bias, $I_O = \pm 20$ $\mu A$	1/3 $V_{LCD} - 0.9$		1/3 $V_{LCD} + 0.9$	V
	$V_{MID}$ 4	COM1 to COM4; 1/3 bias, $I_O = \pm 100$ $\mu A$	2/3 $V_{LCD} - 0.9$		2/3 $V_{LCD} + 0.9$	V
	$V_{MID}$ 5	COM1 to COM4; 1/3 bias, $I_O = \pm 100$ $\mu A$	1/3 $V_{LCD} - 0.9$		1/3 $V_{LCD} + 0.9$	V
Oscillator frequency	$f_{OSC}$	OSC; $R_{OSC} = 43$ k $\Omega$ , $C_{OSC} = 680$ pF	40	50	60	kHz
Current drain	$I_{DD}$ 1	$V_{DD}$ ; power saving mode			5	$\mu A$
	$I_{DD}$ 2	$V_{DD}$ ; $V_{DD} = 6.0$ V, output open, $f_{OSC} = 50$ kHz		230	460	$\mu A$
	$I_{LCD}$ 1	$V_{LCD}$ ; power saving mode			5	$\mu A$
	$I_{LCD}$ 2	$V_{LCD}$ ; $V_{LCD} = 6.0$ V, output open 1/2 bias, $f_{OSC} = 50$ kHz		100	200	$\mu A$
	$I_{LCD}$ 3	$V_{LCD}$ ; $V_{LCD} = 6.0$ V, output open 1/3 bias, $f_{OSC} = 50$ kHz		60	120	$\mu A$


Note: \*1 Excluding the bias voltage generation divider resistors built in the  $V_{LCD1}$  and  $V_{LCD2}$ . (See Figure 1.)



ILC00269

Figure 1

1. When CL is stopped at the low level



2. When CL is stopped at the high level





Figure 2

**Block Diagram**




## Pin Functions

Pin	Pin No.	Function	Active	I/O	Handling when unused
S1/P1 to S4/P4 S5 to S16	1 to 4 5 to 16	Segment outputs for displaying the display data transferred by serial data input. The pins S1/P1 to S4/P4 can be used as general-purpose output ports when so set up by the control data.	—	O	Open
COM1 COM2 COM3 COM4	17 to 20	Common driver outputs. The frame frequency $f_O$ is given by: $f_O = (f_{osc}/512)$ Hz.	—	O	Open
OSC	26	Oscillator connection An oscillator circuit is formed by connecting an external resistor and capacitor to this pin.	—	I/O	$V_{DD}$
CE CL DI	28 29 30	Serial data transfer inputs. These pins are connected to the control microprocessor.	CE: Chip enable CL: Synchronization clock DI: Transfer data	H ↑ —	I GND
$\overline{INH}$	27	Display off control input • $\overline{INH}$ = low ( $V_{SS}$ ): Off S1/P1 to S4/P4 = Low (These pins are forcibly set to the segment output port function and fixed at the $V_{SS}$ level.) S5 to S16 = Low ( $V_{SS}$ ), COM1 to COM4 = Low ( $V_{SS}$ ) • $\overline{INH}$ = high ( $V_{DD}$ ): On Note that serial data transfers can be performed when the display is forced off by this pin.	L	I	GND
$V_{LCD1}$	23	Used to apply the LCD drive 2/3 bias voltage externally. This pin must be connected to $V_{LCD2}$ when 1/2 bias drive is used.	—	I	Open
$V_{LCD2}$	24	Used to apply the LCD drive 1/3 bias voltage externally. This pin must be connected to $V_{LCD1}$ when 1/2 bias drive is used.	—	I	Open
$V_{DD}$	21	Logic block power supply. Provide a voltage in the range 2.7 to 6.0 V.	—	—	—
$V_{LCD}$	22	LCD driver block power supply. Provide a voltage in the range 2.7 to 6.0 V.	—	—	—
$V_{SS}$	25	Ground pin. Connect to ground.	—	—	—


## Serial Data Transfer Format

### 1. When CL is stopped at the low level



Note: DD ... Direction data

## 2. When CL is stopped at the high level




ILC00274

Note: DD ... Direction data


- CCB address.....4FH
- D1 to D64.....Display data
- P0 to P2 .....Segment output port/general-purpose output port switching control data
- DR .....1/2 bias drive or 1/3 bias drive switching control data
- SC .....Segments on/off control data
- BU .....Normal mode/power-saving mode control data

**Serial Data Transfer Examples**


- When 33 or more segments are used, all 80 bits of the serial data must be sent.



- When fewer than 33 segments are used, only 40 bits of serial data need to be sent. However, the display data D1 to D32 and the control data must be sent.



Note: When fewer than 33 segments are used, transfers such as that shown in the figure below cannot be used.



ILC00275

## Control Data Functions

- P0 to P2: Segment output port/general-purpose output port switching control data.

These control data bits switch the S1/P1 to S4/P4 output pins between their segment output port and general-purpose output port functions.

Control data			Output pin states			
P0	P1	P2	S1/P1	S2/P2	S3/P3	S4/P4
0	0	0	S1	S2	S3	S4
0	0	1	P1	S2	S3	S4
0	1	0	P1	P2	S3	S4
0	1	1	P1	P2	P3	S4
1	0	0	P1	P2	P3	P4

Note: Sn (n = 1 to 4): Segment output ports

Pn (n = 1 to 4): General-purpose output ports

Also note that when the general-purpose output port function is selected, the output pins and the display data will have the correspondences listed in the tables below.

Output pin	Corresponding display data
S1/P1	D1
S2/P2	D5
S3/P3	D9
S4/P4	D13

For example, if the output pin S4/P4 has the general-purpose output port function selected, it will output a high level ( $V_{LCD}$ ) when the display data D13 is 1, and will output a low level ( $V_{SS}$ ) when D13 is 0.

- DR: 1/2 bias drive or 1/3 bias drive switching control data

This control data bit selects either 1/2 bias drive or 1/3 bias drive.

DR	Drive type
0	1/3 bias drive
1	1/2 bias drive

- SC: Segments on/off control data

This control data bit controls the on/off state of the segments.

SC	Display state
0	On
1	Off

However, note that when the segments are turned off by setting SC to 1, the segments are turned off by outputting segment off waveforms from the segment output pins.

- BU: Normal mode/power-saving mode control data

This control data bit selects either normal mode or power-saving mode.

BU	Mode
0	Normal mode
1	Power saving mode (The OSC pin oscillator is stopped, and the common and segment output pins go to the $V_{SS}$ level. However, the S1/P1 to S4/P4 output pins that are set to be general-purpose output ports by the control data P0 to P2 can be used as general-purpose output ports.)


## Display Data to Segment Output Pin Correspondence

Segment output pin	COM1	COM2	COM3	COM4
S1/P1	D1	D2	D3	D4
S2/P2	D5	D6	D7	D8
S3/P3	D9	D10	D11	D12
S4/P4	D13	D14	D15	D16
S5	D17	D18	D19	D20
S6	D21	D22	D23	D24
S7	D25	D26	D27	D28
S8	D29	D30	D31	D32
S9	D33	D34	D35	D36
S10	D37	D38	D39	D40
S11	D41	D42	D43	D44
S12	D45	D46	D47	D48
S13	D49	D50	D51	D52
S14	D53	D54	D55	D56
S15	D57	D58	D59	D60
S16	D61	D62	D63	D64

Note: This applies to the case where the S1/P1 to S4/P4 output pins are set to be segment output ports.


For example, the table below lists the segment output states for the S11 output pin.

Display data				Segment output pin (S11) state
D41	D42	D43	D44	
0	0	0	0	The LCD segments corresponding to COM1 to COM4 are off.
0	0	0	1	The LCD segment corresponding to COM4 is on.
0	0	1	0	The LCD segment corresponding to COM3 is on.
0	0	1	1	The LCD segments corresponding to COM3 and COM4 are on.
0	1	0	0	The LCD segment corresponding to COM2 is on.
0	1	0	1	The LCD segments corresponding to COM2 and COM4 are on.
0	1	1	0	The LCD segments corresponding to COM2 and COM3 are on.
0	1	1	1	The LCD segments corresponding to COM2, COM3 and COM4 are on.
1	0	0	0	The LCD segment corresponding to COM1 is on.
1	0	0	1	The LCD segments corresponding to COM1 and COM4 are on.
1	0	1	0	The LCD segments corresponding to COM1 and COM3 are on.
1	0	1	1	The LCD segments corresponding to COM1, COM3 and COM4 are on.
1	1	0	0	The LCD segments corresponding to COM1 and COM2 are on.
1	1	0	1	The LCD segments corresponding to COM1, COM2 and COM4 are on.
1	1	1	0	The LCD segments corresponding to COM1 to COM3 are on.
1	1	1	1	The LCD segments corresponding to COM1 to COM4 are on.

**1/4 Duty, 1/2 Bias Drive Technique**

ILC00276

**1/4 Duty, 1/2 Bias Waveforms**

**1/4 Duty, 1/3 Bias Drive Technique**

ILC00277

**1/4 Duty, 1/3 Bias Waveforms**

## The INH pin and Display Control

Since the IC internal data (the display data D1 to D64 and the control data) is undefined when power is first applied, applications should set the INH pin low at the same time as power is applied to turn off the display (This sets the S1/P1 to S4/P4, S5 to S16, and COM1 to COM4 to the  $V_{SS}$  level.) and during this period send serial data from the controller. The controller should then set the INH pin high after the data transfer has completed. This procedure prevents meaningless displays at power on. (See Figure 3.)

## Notes on the Power On/Off Sequences

Applications should observe the following sequence when turning the LC75814V power on and off.

- At power on: Logic block power supply ( $V_{DD}$ ) on  $\rightarrow$  LCD driver block power supply ( $V_{LCD}$ ) on
- At power off: LCD driver block power supply ( $V_{LCD}$ ) off  $\rightarrow$  Logic block power supply ( $V_{DD}$ ) off

However, if the logic and LCD driver block use a shared power supply, then the power supplies can be turned on and off at the same time.




Figure 3


ILC00278

## Notes on Controller Transfer of Display Data

Since the LC75814V accept display data (D1 to D64) divided into two separate transfer operations, we recommend that applications transfer all of the display data within a period of less than 30 ms to prevent observable degradation of display quality.

## Sample Application Circuit 1


1/2 Bias (for use with normal panels)



Note: \*2 When a capacitor except the recommended external capacitance ( $C_{osc} = 680 \text{ pF}$ ) is connected the OSC pin, we recommend that applications connect the OSC pin with a capacitor in the range 220 to 2200pF.

## Sample Application Circuit 2


1/2 Bias (for use with large panels)



Note: \*2 When a capacitor except the recommended external capacitance ( $C_{osc} = 680 \text{ pF}$ ) is connected the OSC pin, we recommend that applications connect the OSC pin with a capacitor in the range 220 to 2200pF.

### Sample Application Circuit 3


1/3 Bias (for use with normal panels)



Note: \*2 When a capacitor except the recommended external capacitance ( $C_{osc} = 680 \text{ pF}$ ) is connected the OSC pin, we recommend that applications connect the OSC pin with a capacitor in the range 220 to 2200pF.

### Sample Application Circuit 4

1/3 Bias (for use with large panels)



Note: \*2 When a capacitor except the recommended external capacitance ( $C_{osc} = 680 \text{ pF}$ ) is connected the OSC pin, we recommend that applications connect the OSC pin with a capacitor in the range 220 to 2200pF.

**ORDERING INFORMATION**

Device	Package	Shipping (Qty / Packing)
LC75814V-TLM-E	SSOP30(275mil) (Pb-Free)	1000 / Tape & Reel
LC75814VS-TLM-E	SSOP30(275mil) (Pb-Free)	1000 / Tape & Reel

ON Semiconductor and the ON logo are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at [www.onsemi.com/site/pdf/Patent-Marking.pdf](http://www.onsemi.com/site/pdf/Patent-Marking.pdf). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

# Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[ON Semiconductor](#):

[LC75814V-MPB-E](#) [LC75814V-TLM-E](#) [LC75814VS-MPB-E](#) [LC75814VS-TLM-E](#)