

www.ti.com

LM48822 Boomer [™] Ground-Referenced, Ultra High PSRR, Ultra Low Noise, 35mW/Channel Stereo Headphone Amplifier with Common Mode Sense, and I²C Volume Control

Check for Samples: LM48822, LM48822TLEVAL

FEATURES

- **Ground Referenced Outputs Eliminates Output Coupling Capacitors**
- **Common-Mode Sense**
- **Ultra-High PSRR**
- I²C Volume and Mode Control
- **High Output Impedance in Shutdown** .
- **Differential Inputs**
- Advanced Click-and-Pop Suppression
- Low Supply Current
- **Minimum External Components**
- **Micro-Power Shutdown**
- Available in Space-Saving 16-Bump DSBGA Package

APPLICATIONS

- **Mobile Phones**
- PDAs
- Notebook PCs
- Portable Electronic Devices
- **MP3 Players**

KEY SPECIFICATIONS

- Output Power/Channel at V_{DD} = 3.6V - R_L = 16Ω, THD+N ≤ 1%: 35mW (typ)
- Output Power/Channel at V_{DD} = 3.6V •
 - $-R_1 = 32\Omega$, THD+N $\leq 1\%$: 40mW (typ)
- **Quiescent Power Supply Current at 3.6V:** 3.5mA (typ)
- PSRR at 217Hz: 110dB (typ)
- Shutdown Current: 0.06µA (typ)

DESCRIPTION

The LM48822 is a single supply, ground-referenced stereo headphone amplifier designed for portable devices, such as cell phones, where board space is at a premium. The LM48822 features TI's groundreferenced architecture, which eliminates the large DC blocking capacitor required by traditional headphone amplifiers, saving board space and minimizing system cost.

The LM48822 features common-mode sensing that corrects for any differences between the amplifier ground and the potential at the headphone return terminal, minimizing noise created by any ground mismatches.

The LM48822 delivers 35mW/channel into a 16Ω load with <1% THD+N with a 3.6V supply. High power supply rejection ratio (PSRR), of 110dB at 217Hz, allows the device to operate in noisy environments without additional power supply conditioning. Flexible power supply requirements allow operation from 2.4V to 5.5V. The LM48822 has a differential inputs for improved noise rejection. High output impedance in Shutdown mode, combined with a charge pump-only mode allows the LM48822's outputs to be driven by an external source without degrading the source signal. Additionally, the LM48822 features a 64-step I²C volume control and mute function. The low power Shutdown mode reduces supply current consumption to 0.06µA.

Superior click and pop suppression eliminates audible transients on power-up/down and during shutdown. The LM48822 is available in an ultra-small 16-bump DSBGA package (2mmx2mm).



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. is a trademark of ~ Texas Instruments.

All other trademarks are the property of their respective owners.

SNAS456C-MAY 2008-REVISED MAY 2013



www.ti.com

Typical Application




Figure 1. Typical Audio Amplifier Application Circuit



SNAS456C-MAY 2008-REVISED MAY 2013

Connection Diagram

www.ti.com




Figure 2. DSBGA Package 2mm x 2mm x 0.8mm See Package Number YZR001611A

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Absolute Maximum Ratings⁽¹⁾⁽²⁾⁽³⁾

| Supply Voltage ⁽¹⁾ | 6V |
|--|---------------------------------|
| Storage Temperature | −65°C to +150°C |
| Input Voltage | -0.3V to V _{DD} + 0.3V |
| Power Dissipation ⁽⁴⁾ | Internally Limited |
| ESD Rating ⁽⁵⁾ | 2000V |
| ESD Rating ⁽⁶⁾ | 150V |
| Junction Temperature | 150°C |
| Thermal Resistance | |
| θ _{JA} YZR001611A | 63°C/W |
| Soldering Information See AN-1112 "DSBGA Wafer Level Chip Scale package" | |

(1) "Absolute Maximum Ratings" indicate limits beyond which damage to the device may occur, including inoperability and degradation of device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum RatingsRatings or other conditions beyond those indicated in the Recommended Operating Conditions is not implied. The Recommended Operating Conditions indicate conditions at which the device is functional and the device should not be operated beyond such conditions. All voltages are measured with respect to the ground pin, unless otherwise specified

- (2) The Electrical Characteristics tables list ensured specifications under the listed Recommended Operating Conditions except as otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are not ensured.
- (3) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.
- (4) Maximum allowable power dissipation is $P_{DMAX} = (T_{JMAX} T_A) / \theta_{JA}$ or the number given in *Absolute Maximum Ratings*, whichever is lower.
- (5) Human body model, applicable std. JESD22-A114C.
- (6) Machine model, applicable std. JESD22-A115-A.

TEXAS INSTRUMENTS

SNAS456C-MAY 2008-REVISED MAY 2013

Operating Ratings

| Temperature Range | |
|-----------------------------------|---|
| $T_{MIN} \le T_A \le T_{MAX}$ | $-40^{\circ}C \le T_{A} \le +85^{\circ}C$ |
| Supply Voltage (V _{DD}) | $2.4V \le V_{DD} \le 5.5V$ |

Electrical Characteristics $V_{DD} = 3.6V^{(1)(2)}$

The following specifications apply for $A_V = 0$ dB, $R_L = 16\Omega$, f = 1kHz, unless otherwise specified. Limits apply to $T_A = 25^{\circ}$ C.

| Description | | Test Canditions | LN | Units | |
|-----------------------------|------------------------------------|---|--------------------|--------------|------------------------|
| Parameter | | Test Conditions | Тур ⁽³⁾ | (Limits) | |
| I _{DD} | Quiescent Power Supply Current | $V_{IN} = 0V$, both channels active $R_L = 16\Omega$ $R_L = \infty$ | 3.5 3.5 | 4.5 4.5 | mA (max) mA (max) |
| I _{SD} | Shutdown Current | Shutdown Enabled | 0.06 | 1.2 | μA (max) |
| V _{OS} | Differential Output Offset Voltage | $V_{IN} = 0V, R_L = 16\Omega$ | 1 | 5 | mV (max) |
| T _{WU} | Wake Up Time | | 200 | | μs |
| ٨ | Valtaria Osia | Minimum Gain Setting | -59.5 | +0.5 -0.5 | dB (max) dB (min) |
| A _V | Voltage Gain | Maximum Gain Setting | 3.8 | +0.5 -0.5 | dB (max) dB (min) |
| R _{IN} | Input Resistance | $\begin{array}{l} A_{V} = 4dB \\ A_{V} = -60dB \end{array}$ | 25 60 | 30 70 | kΩ (max) kΩ (max) |
| D | Output Dowor | R_L = 16 Ω , f = 1kHz, THD+N = 1% Single channel Two channels in phase | 70 35 | 27 | mW mW (min) |
| P _O Output Power | | R_L = 32 Ω , f = 1kHz, THD+N = 1% Single channel Two channels in phase | 65 40 | | mW mW |
| | Total Harmonia Distortion - Naire | $P_O = 50$ mW, f = 1kHz, R _L = 16 Ω single channel | 0.04 | | % |
| THD+N | Total Harmonic Distortion + Noise | $P_O = 40$ mW, f = 1kHz, R _L = 32 Ω single channel | 0.02 | | % |
| PSRR | Power Supply Rejection Ratio | $\label{eq:VRIPPLE} \begin{split} &V_{RIPPLE} = 200 m V_{P-P}, \mbox{ Inputs AC GND} \\ &C_{IN} = 1 \mu F, \mbox{ input referred}, \mbox{ SD}_BIAS = 0 \\ &f_{RIPPLE} = 217 Hz \\ &f_{RIPPLE} = 1 k Hz \end{split}$ | 110 100 | 100 | dB (min) dB |
| CMRR | Common Mode Rejection Ratio | $V_{RIPPLE} = 1V_{P-P}$ | 95 | | dB |
| Y | Crosstalk | $R_L \ge 16\Omega, P_{OUT} = 1.6mW, f = 1kHz$ | 80 | 70 | dB (min) |
| X _{TALK} | | $R_L \ge 10 k \Omega, \ V_{OUT} = 1 V_{RMS}, \ f = 1 k H z$ | 95 | 85 | dB (min) |
| SNR | Signal-to-Noise Ratio | $R_L = 16\Omega$, f = 1kHz | 100 | | dB |
| ∈os | Output Noise | $A_V = 4$ dB, Input referred A-Weighted Filter | 7 | | μV |
| R _{OUT} | Output Impedance | Charge pump-only mode enabled | 40 | 25 | kΩ (min) |
| V _{OUT} | Maximum Voltage Swing | Voltage applied to amplifier outputs in charge pump-only mode | | 2 | V _{RMS} (min) |

(1) "Absolute Maximum Ratings" indicate limits beyond which damage to the device may occur, including inoperability and degradation of device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum RatingsRatings or other conditions beyond those indicated in the Recommended Operating Conditions is not implied. The Recommended Operating Conditions indicate conditions at which the device is functional and the device should not be operated beyond such conditions. All voltages are measured with respect to the ground pin, unless otherwise specified

(2) The Electrical Characteristics tables list ensured specifications under the listed Recommended Operating Conditions except as otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are not ensured.

(3) Typical values represent most likely parametric norms at T_A = +25°C, and at the Recommended Operation Conditions at the time of product characterization and are not specified.

(4) Datasheet min/max specification limits are ensured by test or statistical analysis.



SNAS456C - MAY 2008 - REVISED MAY 2013

www.ti.com

I²C Interface Characteristics $V_{DD} = 3.6V^{(1)(2)}$

The following specifications apply for $A_V = 0$ dB, $R_L = 16\Omega$, f = 1kHz, unless otherwise specified. Limits apply to $T_A = 25$ °C.

| Bananatan | | Test Canditians | LM | 48822 | Units |
|-----------------|----------------------|-----------------|--------------------|----------------------|----------|
| | Parameter | Test Conditions | Тур ⁽³⁾ | Limit ⁽⁴⁾ | (Limits) |
| t ₁ | SCL Period | | | 2.5 | µs (min) |
| t ₂ | SDA Setup Time | | | 100 | ns (min) |
| t ₃ | SDA Stable Time | | | 0 | ns (min) |
| t ₄ | Start Condition Time | | | 100 | ns (min) |
| t ₅ | Stop Condition Time | | | 100 | ns (min) |
| VIH | Input High Voltage | | | 1.3 | V (min) |
| V _{IL} | Input Low Voltage | | | 0.4 | V (max) |

(1) "Absolute Maximum Ratings" indicate limits beyond which damage to the device may occur, including inoperability and degradation of device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum RatingsRatings or other conditions beyond those indicated in the Recommended Operating Conditions is not implied. The Recommended Operating Conditions indicate conditions at which the device is functional and the device should not be operated beyond such conditions. All voltages are measured with respect to the ground pin, unless otherwise specified

(2) The Electrical Characteristics tables list ensured specifications under the listed Recommended Operating Conditions except as otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are not ensured.

(3) Typical values represent most likely parametric norms at T_A = +25°C, and at the *Recommended Operation Conditions* at the time of product characterization and are not specified.

(4) Datasheet min/max specification limits are ensured by test or statistical analysis.


Bump Descriptions


| Pin | Name | Function |
|-----|-------------------|--|
| A1 | C1N | Charge Pump Flying Capacitor Negative Terminal |
| A2 | C1P | Charge Pump Flying Capacitor Positive Terminal |
| A3 | CPGND | Charge Pump Ground |
| A4 | V _{DD} | Power Supply |
| B1 | OUTL | Left Channel Output |
| B2 | CPV _{SS} | Charge Pump Output |
| B3 | INL+ | Left Channel Non-Inverting Input |
| B4 | INL- | Left Channel Inverting Input |
| C1 | BIAS | Bias Voltage Bypass |
| C2 | GND | Ground |
| C3 | INR+ | Right Channel Non-Inverting Input |
| C4 | INR- | Right Channel Inverting Input |
| D1 | OUTR | Right Channel Output |
| D2 | SCL | I ² C Serial Clock Input |
| D3 | SDA | I ² C Serial Data Input |
| D4 | COM | Common-Mode Sense Input |




www.ti.com

SNAS456C-MAY 2008-REVISED MAY 2013













Figure 8.

6




SNAS456C - MAY 2008 - REVISED MAY 2013





SNAS456C-MAY 2008-REVISED MAY 2013



8

Copyright © 2008–2013, Texas Instruments Incorporated



www.ti.com

SNAS456C - MAY 2008 - REVISED MAY 2013

APPLICATION INFORMATION

I²C COMPATIBLE INTERFACE

The LM48822 is controlled through an I²C compatible serial interface that consists of a serial data line (SDA) and a serial clock (SCL). The clock line is uni-directional. The data line is bi-directional (open collector). The LM48822 and the master can communicate at clock rates up to 400kHz. Figure 21 shows the I²C interface timing diagram. Data on the SDA line must be stable during the HIGH period of SCL. The LM48822 is a transmit/receive slave-only device, reliant upon the master to generate the SCL signal. Each transmission sequence is framed by a START condition and a STOP condition Figure 22. Each data word, device address and data, transmitted over the bus is 8 bits long as is always followed by an acknowledge pulse (Figure 23). The LM48822 device address is 1100000.

I²C BUS FORMAT

The I²C bus format is shown in Figure 23. The START signal, the transition of SDA from HIGH to LOW while SDA is HIGH, is generated, altering all devices on the bus that a device address is being written to the bus.

The 7-bit device address is written to the bus, most significant bit (MSB) first, followed by the R/W bit. R/W = 0 indicates the master is writing to the slave device, R/W = 1 indicates the master wants to read data from the slave device. The LM48822 is a WRITE-ONLY device and will not respond the R/W = 1. The data is latched in on the rising edge of the clock. Each address bit must be stable while SDA is HIGH. After the last address bit is transmitted, the master device releases SDA, during which time, an acknowledge clock pulse is generated by the slave device. If the LM48822 receives the correct address, the device pulls the SDA line low, generating and acknowledge bit (ACK).

Once the master device registers the ACK bit, the 8-bit register data word is sent. Each data bit should be stable while SCL is HIGH. After the 8-bit register data word is sent, the LM48822 sends another ACK bit. Following the acknowledgement of the register data word, the master issues a STOP bit, allowing SDA to go high while SDA is high.




Figure 21. I²C Timing Diagram




Figure 22. Start and Stop Diagram

SNAS456C-MAY 2008-REVISED MAY 2013



www.ti.com




Figure 23. Example I²C Write Cycle

| Table | 1. Device | Address |
|-------|-----------|---------|
|-------|-----------|---------|

| | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 (R/ W) |
|-------------------|----|----|----|----|----|----|----|-----------------------|
| Device Address | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |

Table 2. I²C Control Registers

| Register Address | Register Name | B7 | B6 | В5 | B4 | B3 | B2 | B1 | В0 |
|---------------------|-------------------|----|------|---------|---------|------|---------------|------|----------------|
| 0 | MODE CONTROL | 0 | SDL | SD_BIAS | CP_ONLY | 0 | MUTE_ LEFT | SDR | MUTE_ RIGHT |
| 1 | VOLUME CONTROL | 1 | SHDN | VOL5 | VOL4 | VOL3 | VOL2 | VOL1 | VOL0 |

Table 3. Mode Control Register

| Bit | Name | Value | Description |
|-----|------------|-------|---|
| B6 | SDL | 0 | Left channel enabled |
| Во | SDL | 1 | Left channel disabled |
| B5 | | 0 | Bias enabled |
| CO | SD_BIAS | 1 | Bias disabled |
| B4 | | 0 | Normal operation |
| D4 | CP_ONLY | 1 | Charge-pump only mode. Amplifiers and Bias disabled. |
| B3 | UNUSED | 0 | Set B3 to 0 |
| D0 | | 0 | Left channel Normal Operation |
| B2 | MUTE_LEFT | 1 | Left channel Mute |
| | | 0 | Right channel enabled |
| B1 | SDR | 1 | Right channel disabled. Right channel audio inputs summed with left channel audio inputs and routed to OUTL |
| Do | | 0 | Right channel Normal Operation |
| B0 | MUTE_RIGHT | 1 | Right channel Mute |

GENERAL AMPLIFIER FUNCTION

The LM48822 headphone amplifier feature TI's ground referenced architecture that eliminates the large DCblocking capacitors required at the outputs of traditional headphone amplifiers. A low-noise inverting charge pump creates a negative supply (CPV_{SS}) from the positive supply voltage (V_{DD}). The headphone amplifiers operate from these bipolar supplies, with the amplifier outputs biased about GND, instead of a nominal DC voltage (typically V_{DD}/2), like traditional amplifiers. Because there is no DC component to the headphone output signals, the large DC-blocking capacitors (typically 220µF) are not necessary, conserving board space and system cost, while improving frequency response.



SNAS456C - MAY 2008 - REVISED MAY 2013

www.ti.com

GENERAL AMPLIFIER EXPLANATION

The LM48822 features a differential input stage, which offers improved noise rejection compared to a singleended input amplifier. Because a differential input amplifier amplifies the difference between the two input signals, any component common to both signals is cancelled. An additional benefit of the differential input structure is the possible elimination of the DC input blocking capacitors. Since the DC component is common to both inputs, and thus cancelled by the amplifier, the LM48822 can be used without input coupling capacitors when configured with a differential input signal.

CHARGE PUMP ONLY MODE

In applications where the headphone jack is used as both an output and input port, signals such as a microphone input can appear on the headphone amplifier output. Traditional charge pump headphone amplifiers can clamp or distort the signals that appear on their output. Without the charge pump active, generating the negative voltage supply, the internal protection diodes of the amplifier clamp the incoming signal, distorting the negative half cycle, see Figure 24. The LM48822 charge pump only mode eliminates this problem. In charge pump only mode, the amplifiers are disabled, while the charge pump remains active. The disabled amplifier outputs present a high impedance $(1M\Omega)$ load to the incoming signal. The charge pump maintains the negative rail, allowing the incoming signal to swing between V_{DD} and V_{SS} without any interference from the device.

Set bit B4 (CP_ONLY) of the MODE CONTROL register to 1 for charge pump only mode. Setting CP_ONLY = 1 disables both the left and right channels, regardless of the status of the shutdown control bits. Set CP_ONLY = 0 for normal operation.




Figure 24. Back-Driving the LM48822 Outputs

COMMON MODE SENSE


The LM48822 features a ground (common mode) sensing feature. In noisy applications, or where the headphone jack is used as a line out to other devices, noise pick up and ground imbalance can degrade audio quality. The LM48822 COM input senses and corrects any noise at the headphone return, or any ground imbalance between the headphone return and device ground, improving audio reproduction. Connect COM directly to the headphone return terminal of the headphone jack Figure 25. No additional external components are required. Connect COM to GND if the common-mode sense feature is not in use.

Copyright © 2008–2013, Texas Instruments Incorporated

TEXAS INSTRUMENTS

SNAS456C-MAY 2008-REVISED MAY 2013







VOLUME CONTROL

| | | | | | 1 | | |
|-------------|------|------|------|------|------|------|--------------|
| VOLUME STEP | VOL5 | VOL4 | VOL3 | VOL2 | VOL1 | VOL0 | HP GAIN (dB) |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | -96 |
| 2 | 0 | 0 | 0 | 0 | 0 | 1 | -60 |
| 3 | 0 | 0 | 0 | 0 | 1 | 0 | -57 |
| 4 | 0 | 0 | 0 | 0 | 1 | 1 | -54 |
| 5 | 0 | 0 | 0 | 1 | 0 | 0 | -51 |
| 6 | 0 | 0 | 0 | 1 | 0 | 1 | -48 |
| 7 | 0 | 0 | 0 | 1 | 1 | 0 | -45 |
| 8 | 0 | 0 | 0 | 1 | 1 | 1 | -42 |
| 9 | 0 | 0 | 1 | 0 | 0 | 0 | -39 |
| 10 | 0 | 0 | 1 | 0 | 0 | 1 | -36 |
| 11 | 0 | 0 | 1 | 0 | 1 | 0 | -34.5 |
| 12 | 0 | 0 | 1 | 0 | 1 | 1 | -33 |
| 13 | 0 | 0 | 1 | 1 | 0 | 0 | -31.5 |
| 14 | 0 | 0 | 1 | 1 | 0 | 1 | -30 |
| 15 | 0 | 0 | 1 | 1 | 1 | 0 | -28.5 |
| 16 | 0 | 0 | 1 | 1 | 1 | 1 | -27 |
| 17 | 0 | 1 | 0 | 0 | 0 | 0 | -25.5 |
| 18 | 0 | 1 | 0 | 0 | 0 | 1 | -24 |
| 19 | 0 | 1 | 0 | 0 | 1 | 0 | -22.5 |
| 20 | 0 | 1 | 0 | 0 | 1 | 1 | -21 |
| 21 | 0 | 1 | 0 | 1 | 0 | 0 | -19.5 |
| 22 | 0 | 1 | 0 | 1 | 0 | 1 | -18 |
| 23 | 0 | 1 | 0 | 1 | 1 | 0 | -16.5 |
| 24 | 0 | 1 | 0 | 1 | 1 | 1 | -16 |
| 25 | 0 | 1 | 1 | 0 | 0 | 0 | -15.5 |
| 26 | 0 | 1 | 1 | 0 | 0 | 1 | -15 |
| 27 | 0 | 1 | 1 | 0 | 1 | 0 | -14.5 |
| 28 | 0 | 1 | 1 | 0 | 1 | 1 | -14 |
| 29 | 0 | 1 | 1 | 1 | 0 | 0 | -13.5 |
| 30 | 0 | 1 | 1 | 1 | 0 | 1 | -13 |
| 31 | 0 | 1 | 1 | 1 | 1 | 0 | -12.5 |

Table 4. Volume Control Table



www.ti.com

SNAS456C - MAY 2008 - REVISED MAY 2013

| | | | volume com | | | | |
|-------------|------|------|------------|------|------|------|--------------|
| VOLUME STEP | VOL5 | VOL4 | VOL3 | VOL2 | VOL1 | VOL0 | HP GAIN (dB) |
| 32 | 0 | 1 | 1 | 1 | 1 | 1 | -12 |
| 33 | 1 | 0 | 0 | 0 | 0 | 0 | -11.5 |
| 34 | 1 | 0 | 0 | 0 | 0 | 1 | -11 |
| 35 | 1 | 0 | 0 | 0 | 1 | 0 | -10.5 |
| 36 | 1 | 0 | 0 | 0 | 1 | 1 | -10 |
| 37 | 1 | 0 | 0 | 1 | 0 | 0 | -9.5 |
| 38 | 1 | 0 | 0 | 1 | 0 | 1 | -9 |
| 39 | 1 | 0 | 0 | 1 | 1 | 0 | -8.5 |
| 40 | 1 | 0 | 0 | 1 | 1 | 1 | -8 |
| 41 | 1 | 0 | 1 | 0 | 0 | 0 | -7.5 |
| 42 | 1 | 0 | 1 | 0 | 0 | 1 | -7 |
| 43 | 1 | 0 | 1 | 0 | 1 | 0 | -6.5 |
| 44 | 1 | 0 | 1 | 0 | 1 | 1 | -6 |
| 45 | 1 | 0 | 1 | 1 | 0 | 0 | -5.5 |
| 46 | 1 | 0 | 1 | 1 | 0 | 1 | -5 |
| 47 | 1 | 0 | 1 | 1 | 1 | 0 | -4.5 |
| 48 | 1 | 0 | 1 | 1 | 1 | 1 | -4 |
| 49 | 1 | 1 | 0 | 0 | 0 | 0 | -3.5 |
| 50 | 1 | 1 | 0 | 0 | 0 | 1 | -3 |
| 51 | 1 | 1 | 0 | 0 | 1 | 0 | -2.5 |
| 52 | 1 | 1 | 0 | 0 | 1 | 1 | -2 |
| 53 | 1 | 1 | 0 | 1 | 0 | 0 | -1.5 |
| 54 | 1 | 1 | 0 | 1 | 0 | 1 | -1 |
| 55 | 1 | 1 | 0 | 1 | 1 | 0 | -0.5 |
| 56 | 1 | 1 | 0 | 1 | 1 | 1 | 0 |
| 57 | 1 | 1 | 1 | 0 | 0 | 0 | 0.5 |
| 58 | 1 | 1 | 1 | 0 | 0 | 1 | 1 |
| 59 | 1 | 1 | 1 | 0 | 1 | 0 | 1.5 |
| 60 | 1 | 1 | 1 | 0 | 1 | 1 | 2 |
| 61 | 1 | 1 | 1 | 1 | 0 | 0 | 2.5 |
| 62 | 1 | 1 | 1 | 1 | 0 | 1 | 3 |
| 63 | 1 | 1 | 1 | 1 | 1 | 0 | 3.5 |
| 64 | 1 | 1 | 1 | 1 | 1 | 1 | 4 |

Table 4. Volume Control Table (continued)

SHUTDOWN FUNCTION

The LM48822 features three shutdown controls. Bits B6 (SDL) and B1 (SDR) of the MODE CONTROL register control the left and right channels, respectively. Set the control bits to 1 to disable the corresponding channel. When SDR = 1 and SDL = 0, the right channel is disabled, the right and left inputs are summed and output as a mono signal on the OUTL. When SDL = 1 and SDR = 0, the left channel is disabled, while only the right input signal is output on OUTR. Setting both SDL and SDR = 1 disables both channels, while the charge pump remains active. Bit B6 (SHDN) of the VOLUME CONTROL register is the global shutdown control for the entire device. Set SHDN = 1 to disable the entire device; both amplifiers and charge pump are disabled. Set SHDN = 0 for normal operation. SHDN = 1 overrides any other shutdown control bit.

MUTE FUNCTION

Set bits B2 (MUTE_LEFT) and B0 (MUTE_RIGHT) of the MODE CONTROL register to 1 to mute the respective channels. Set MUTE_LEFT and MUTE_RIGHT to 0 for normal operation.

Copyright © 2008–2013, Texas Instruments Incorporated

SD_BIAS FUNCTION

The LM48822 BIAS is controlled through the I²C interface. Set bit B5 (SD_BIAS) of the MODE CONTROL register to 1 to enable the LM48822 BIAS. BIAS provides the voltage for both the amplifiers and the charge pump. When enabled, V_{BIAS} will track V_{DD} for V_{DD} < 3V. Once V_{DD} exceeds 3V, V_{BIAS} remains fixed at 3V, limiting the output swing of the device the $6V_{P-P}$. Set SD_BIAS = 0 to disable BIAS. Disabling BIAS allows the amplifier and charge pump to track V_{DD} , increasing output swing; however, a slight degradation in PSSR will occur. Limit V_{DD} to 4.2V or less when BIAS is disabled.

PROPER SELECTION OF EXTERNAL COMPONENTS

Power Supply Bypassing/Filtering

Proper power supply bypassing is critical for low noise performance and high PSRR. Place the supply bypass capacitors as close to the supply pins as possible. Place a 1μ F ceramic capacitors from V_{DD} to GND. Additional bulk capacitance may be added as required.

Charge Pump Capacitor Selection

Use low ESR ceramic capacitors (less than $100m\Omega$) for optimum performance.

Charge Pump Flying Capacitor (C1)

The flying capacitor (C1) affects the load regulation and output impedance of the charge pump. A C1 value that is too low results in a loss of current drive, leading to a loss of amplifier headroom. A higher valued C1 improves load regulation and lowers charge pump output impedance to an extent. Above 2.2μ F, the R_{DS(ON)} of the charge pump switches and the ESR of C1 and C2 dominate the output impedance. A lower value capacitor can be used in systems with low maximum output power requirements.

Charge Pump Flying Capacitor (C2)

The value and ESR of the hold capacitor (C2) directly affects the ripple on CPV_{SS}. Increasing the value of C2 reduces output ripple. Decreasing the ESR of C2 reduces both output ripple and charge pump output impedance. A lower value capacitor can be used in systems with low maximum output power requirements.

Input Capacitor Selection

Input capacitors may be required for some applications, or when the audio source is single-ended. Input capacitors block the DC component of the audio signal, eliminating any conflict between the DC component of the audio source and the bias voltage of the LM48822. The input capacitors create a high-pass filter with the input resistors R_{IN} . The -3dB point of the high pass filter is found using Equation 1 below.

$$= 1 / 2\pi R_{IN}C_{IN} \quad (Hz)$$

(1)

where:

f

the value of R_{IN} is given in the Electrical Characteristics Table.

High pass filtering the audio signal helps protect the speakers. When the LM48822 is using a single-ended source, power supply noise on the ground is seen as an input signal. Setting the high-pass filter point above the power supply noise frequencies, 217Hz in a GSM phone, for example, filters out the noise such that it is not amplified and heard on the output. Capacitors with a tolerance of 10% or better are recommended for impedance matching and improved CMRR and PSRR.

SINGLE-ENDED AUDIO AMPLIFIER CONFIGURATION

The LM48822 is compatible with single-ended sources. Figure 26 shows the typical single-ended applications circuit.



www.ti.com

SNAS456C - MAY 2008 - REVISED MAY 2013




Figure 26. Single-Ended Input Configuration

PCB LAYOUT CONFIGURATION

Minimize trace impedance of the power, ground and all output traces for optimum performance. Voltage loss due to trace resistance between the LM48822 and the load results in decreased output power and efficiency. Trace resistance between the power supply and ground has the same effect as a poorly regulated supply, increased ripple and reduced peak output power. Use wide traces for power supply inputs and amplifier outputs to minimize losses due to trace resistance, as well as route heat away from the device. Proper grounding improves audio performance, minimizes crosstalk between channels and prevents switching noise from interfering with the audio signal. Use of power and ground planes is recommended.

Place all digital components and route digital signal traces as far as possible from analog components and traces. Do not run digital and analog traces in parallel on the same PCB layer. If digital and analog signal lines must cross either over or under each other, ensure that they cross in a perpendicular fashion.

| LM48822TL | Demoboard | of | Materials |
|-----------|-----------|----|-----------|
|-----------|-----------|----|-----------|

| Designator | Quantity | Description 10µF ±10% 16V 500Ω Tantalum Capacitor (B Case) AVX TPSB106K016R0500 | | | | | |
|------------|----------|---|--|--|--|--|--|
| C1 | 1 | | | | | | |
| C2 | 1 | 1µF ±10% 16V X5R Ceramic Capacitor (603) Panasonic ECJ-1VB1C105K | | | | | |
| C3, C8, C9 | 3 | 2.2µF ±10% 10V X5R Ceramic Capacitor (603) Panasonic ECJ-1VB1A225K | | | | | |
| C4 — C7 | 4 | 1µF ±10% 16V X7R Ceramic Capacitor (1206) Panasonic ECJ-3YB1C105K | | | | | |
| R1, R2 | 2 | $5k\Omega$ ±5% 1/10W Thick Film Resistor (603) Vishay CRCW06035R1KJNEA | | | | | |
| J1 | 1 | Stereo Headphone Jack | | | | | |
| J2 | 1 | 16-Pin Boardmount Socket 3M 8516-4500JL | | | | | |
| JU1 | 1 | 3 Pin Header | | | | | |
| JU2 | 1 | 2 Pin Header | | | | | |
| LM4822TL | 1 | LM48822TL (16-Bump DSBGA) | | | | | |


Table 5. LM48822TL Demoboard Bill of Materials

SNAS456C-MAY 2008-REVISED MAY 2013



www.ti.com

Demoboard Schematic





Demonstration Board PCB Layout





Figure 29. Top Silkscreen

Copyright © 2008–2013, Texas Instruments Incorporated

SNAS456C - MAY 2008 - REVISED MAY 2013



Texas

INSTRUMENTS




Figure 30. Top Layer




Figure 32. Layer 3 (V_{DD})




Figure 31. Layer 2 (GND)




Figure 33. Bottom Layer




Figure 34. Bottom Silkscreen

Revision History

| Rev | Date | Description |
|-----|------------|---|
| 0.1 | 04/15/08 | Initial PDF. |
| 0.2 | 04/23/08 | Added the demo boards and schematic. |
| 0.3 | 04/30/08 | Text edits. |
| 0.4 | 07/10/08 | Text edits. |
| 0.5 | 03/09/11 | Changed the bit B7 into B6 under the SHUTDOWN FUNCTION section. |
| С | 05/02/2013 | Changed layout of National Data Sheet to TI format. |

Copyright © 2008–2013, Texas Instruments Incorporated



2-May-2013

PACKAGING INFORMATION

| Orderable Device | Status | Package Type | Package | Pins | Package | Eco Plan | Lead/Ball Finish | MSL Peak Temp | Op Temp (°C) | Top-Side Markings | Samples |
|------------------|--------|--------------|---------|------|---------|----------------------------|------------------|--------------------|--------------|-------------------|---------|
| | (1) | | Drawing | | Qty | (2) | | (3) | | (4) | |
| LM48822TL/NOPB | ACTIVE | DSBGA | YZR | 16 | 250 | Green (RoHS & no Sb/Br) | SNAGCU | Level-1-260C-UNLIM | -40 to 85 | GK1 | Samples |
| LM48822TLX/NOPB | ACTIVE | DSBGA | YZR | 16 | 3000 | Green (RoHS & no Sb/Br) | SNAGCU | Level-1-260C-UNLIM | -40 to 85 | GK1 | Samples |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



| *All dimensions are nominal | | | | | | | | | | | | |
|-----------------------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
| LM48822TL/NOPB | DSBGA | YZR | 16 | 250 | 178.0 | 8.4 | 2.08 | 2.08 | 0.76 | 4.0 | 8.0 | Q1 |
| LM48822TLX/NOPB | DSBGA | YZR | 16 | 3000 | 178.0 | 8.4 | 2.08 | 2.08 | 0.76 | 4.0 | 8.0 | Q1 |

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION


8-May-2013



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|-----------------|--------------|-----------------|------|------|-------------|------------|-------------|
| LM48822TL/NOPB | DSBGA | YZR | 16 | 250 | 210.0 | 185.0 | 35.0 |
| LM48822TLX/NOPB | DSBGA | YZR | 16 | 3000 | 210.0 | 185.0 | 35.0 |

YZR0016



B. This drawing is subject to change without notice.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated