



The Future of Analog IC Technology®

## MP8042

### 24V, 5A Dual Channel Power Half-Bridge

## DESCRIPTION

The MP8042 is a configurable full-bridge or dual channel half-bridge that can be configured as the output stage of a Class-D audio amplifier. Each channel can be driven independently as stereo single ended audio amplifiers, or driven complementary in a bridge tied load (BTL) audio amplifier configuration.

The MP8042 features a low current shutdown mode, standby mode, input under voltage protection, current limit, thermal shutdown and fault flag signal output. Both channels of the driver interface with standard logic signals. The MP8042 is available in a 20-pin TSSOP (with Exposed Pad) package.

## FEATURES


- $\pm 5A$  Peak Current Output
- Up to 600kHz Switching Frequency
- Protected Integrated 150m $\Omega$  Power Switches
- 30ns Switch Dead Time
- All Switches Current Limited
- Internal Under Voltage Protection
- Internal Thermal Protection
- 2.1mA Operating Current
- Fault Output Flag
- Stereo Single Ended Output Power: 20W/Channel at 24V, 4 $\Omega$  Load
- Bridge Tied Load Output Power: 40W at 24V, 8 $\Omega$  Load

## APPLICATIONS

- Class D Audio Drivers
- Full or Half-Bridge DC-DC Switching Regulators
- Motor Drivers

"MPS" and "The Future of Analog IC Technology" are Registered Trademarks of Monolithic Power Systems, Inc.

## TYPICAL APPLICATION




## ORDERING INFORMATION

| Part Number* | Package  | Top Marking | Free Air Temperature (T <sub>A</sub> ) |
|--------------|----------|-------------|--|
| MP8042DF     | TSSOP20F | MP8042DF    | –40°C to +85°C                         |

\* For Tape & Reel, add suffix –Z (e.g. MP8042DF–Z).

For RoHS compliant packaging, add suffix –LF (e.g. MP8042DF–LF–Z)

## PACKAGE REFERENCE



### ABSOLUTE MAXIMUM RATINGS <sup>(1)</sup>

|  |                                 |
|--|---------------------------------|
| VDD1/2 Supply Voltage .....  | 26V                             |
| OUT1/2 Pin Voltage .....   | –0.3V to V <sub>DD</sub> + 0.3V |
| OUT1/2 to BST1/2 .....   | –0.3V to +6V                    |
| Voltage at All Other Pins .....                                      | –0.3V to +6V                    |
| Continuous Power Dissipation (T <sub>A</sub> = +25°C) <sup>(2)</sup> | 3.1W                            |
| Storage Temperature .....  | –55°C to +150°C                 |
| Junction Temperature .....   | 150°C                           |
| Lead Temperature .....   | 260°C                           |

### Recommended Operating Conditions <sup>(3)</sup>

|   |                 |
|---|-----------------|
| VDD1/2 Supply Voltage .....                   | 7.5V to 24V     |
| Peak Output Current .....                     | 5A Maximum      |
| Operating Junct. Temp (T <sub>J</sub> ) ..... | –40°C to +125°C |

| Thermal Resistance <sup>(4)</sup> | $\theta_{JA}$ | $\theta_{JC}$ |
|-----------------------------------|---------------|---------------|
| TSSOP20F .....                    | 40            | 6             |

°C/W

#### Notes:

- Exceeding these ratings may damage the device.
- The maximum allowable power dissipation is a function of the maximum junction temperature T<sub>J</sub> (MAX), the junction-to-ambient thermal resistance  $\theta_{JA}$ , and the ambient temperature T<sub>A</sub>. The maximum allowable continuous power dissipation at any ambient temperature is calculated by P<sub>D</sub> (MAX) = (T<sub>J</sub> (MAX) – T<sub>A</sub>) /  $\theta_{JA}$ . Exceeding the maximum allowable power dissipation will cause excessive die temperature, and the regulator will go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- The device is not guaranteed to function outside of its operating conditions.
- Measured on approximately 1" square of 1 oz copper.

## ELECTRICAL CHARACTERISTICS

$V_{DD1} = V_{DD2} = 12V$ ,  $V_{\overline{SHDN}} = 5V$ ,  $T_A = +25^{\circ}C$ , unless otherwise specified.

| Parameters                                  | Symbol | Condition  | Min | Typ  | Max | Units    |
|---|--------|--|-----|------|-----|----------|
| VDD Operating Current                       |        | $I_{LOAD} = 0A$  |     | 2.1  | 2.5 | mA       |
| VDD Shutdown Current                        |        | $V_{\overline{SHDN}} = 0V$   |     | 4.0  | 10  | $\mu A$  |
| VDD Operating Threshold, Low                |        |  | 5.8 | 6.1  |     | V        |
| VDD Operating Threshold, High               |        |  |     | 6.63 | 7.2 | V        |
| $\overline{STBY}$ Threshold, Low            |        |  | 1.0 | 1.2  |     | V        |
| $\overline{STBY}$ Threshold, High           |        |  |     | 1.85 | 2.0 | V        |
| $\overline{SHDN}$ Threshold, Low            |        |  | 1.0 | 1.2  |     | V        |
| $\overline{SHDN}$ Threshold, High           |        |  |     | 1.9  | 2.0 | V        |
| PWM <sub>1,2</sub> Threshold, Low           |        |  | 1.5 | 1.69 |     | V        |
| PWM <sub>1,2</sub> Threshold, High          |        |  |     | 1.83 | 2.0 | V        |
| PWM Input Bias Current                      |        |  |     | 1    |     | $\mu A$  |
| OUT On Resistance <sup>(5)</sup>            |        | $V_{DD} = 7.5V$ , High-Side and Low-Side                                 |     | 0.15 |     | $\Omega$ |
| OUT Current Limit <sup>(5)</sup>            |        | $V_{PWM} = 5$ , Sinking  |     | 5    |     | A        |
|   |        | $V_{PWM} = 0$ , Sourcing   |     | 5    |     | A        |
| OUT Switching Frequency                     |        | $V_{PWM} = 0$ to 2V, 50% Duty Cycle                                      |     |      | 0.6 | MHz      |
| OUT Maximum Duty Cycle <sup>(6)</sup>       |        | $V_{DD} = 7.5V$ , $V_{PWM} = 2V$ , $C_{BST} = 100nF$ , $f_{SW} = 3.3kHz$ |     | 99.5 |     | %        |
| OUT Rise/Fall Time <sup>(5)</sup>           |        | $V_{PWM} = 0V$ to 5V   |     | 10   |     | ns       |
| PWM Pulse Width                             |        | $V_{PWM} = 0V$ to 2V, High or Low Pulse                                  |     | 200  |     | ns       |
| Dead Time <sup>(5)</sup>                    |        | $I_{OUT} = \pm 100mA$  |     | 30   |     | ns       |
| PWM to OUT Delay Time Rising                |        | $V_{PWM} = 0V$ to 5V   |     | 37   | 45  | ns       |
| PWM to OUT Delay Time Falling               |        | $V_{PWM} = 5$ to 0V  |     | 54   | 65  | ns       |
| Thermal Shutdown Temperature <sup>(5)</sup> |        | $T_J$ Rising, Hysteresis = 20°C  |     | 150  |     | °C       |

### Notes:

5) Not production tested.

6) OUT drives low for 1.5 $\mu s$  every 300 $\mu s$  to charge the BST to SW capacitor.


## PIN FUNCTIONS

| Pin # | Name                      | Description   |
|-------|---------------------------|---|
| 1     | NC                        | No Connect.   |
| 2     | AGND1                     | Analog Ground 1.  |
| 3     | PWM1                      | Driver Logic Input 1. Drive PWM1 with the signal that controls the MP8042 OUT1. Drive PWM high to turn on the high side switch; drive PWM low to turn on the low-side switch.   |
| 4     | $\overline{\text{STBY}}$  | Standby Input. Default low (internal pull-down). If driven high, the output of drivers is determined by the PWM1/2. If driven low, the output of both drivers is high impedance.  |
| 5     | PWM2                      | Driver Logic Input 2. Drive PWM2 with the signal that controls the MP8042 OUT2. Drive PWM high to turn on the high-side switch; drive PWM low to turn on the low-side switch.   |
| 6     | $\overline{\text{FAULT}}$ | Fault Output. A low output at $\overline{\text{FAULT}}$ indicates that the MP8042 has detected an over temperature or over current condition. This output is open drain.  |
| 7     | $\overline{\text{SHDN}}$  | Shutdown Input. When low, both channels will be shut off.   |
| 8     | AGND2                     | Analog Ground 2.  |
| 9     | NC                        | No Connect.   |
| 10    | VDR2                      | Gate Drive Supply Bypass 2. The voltage at VDR2 is supplied from an internal regulator from VDD2. VDR2 powers the internal circuitry and internal MOSFET gate drive for the OUT2 stage. Bypass VDR2 to PGND with a 0.1 $\mu$ F to 10 $\mu$ F capacitor. |
| 11    | BST2                      | Bootstrap Supply 2. BST2 powers the high-side gate of the OUT2 stage. Connect a 0.1 $\mu$ F or greater capacitor between BST2 and OUT2.   |
| 12    | PGND2                     | Power Ground 2. Connect the exposed pad on bottom side to the ground plane.   |
| 13    | OUT2                      | Switched Output 2. Connect the output LC filter to OUT2. OUT2 is valid approximately 100 $\mu$ s after VDD2 goes high.  |
| 14    | VDD2                      | Power Supply Input 2. Connect VDD2 to the positive side of the input power supply. Bypass VDD2 to PGND as close to the IC as possible.  |
| 15    | NC                        | No Connect.   |
| 16    | VDD1                      | Power Supply Input 1. Connect VDD1 to the positive side of the input power supply. Bypass VDD1 to PGND as close to the IC as possible.  |
| 17    | OUT1                      | Switched Output 1. Connect the output LC filter to OUT1. OUT1 is valid approximately 100 $\mu$ s after VDD1 goes high.  |
| 18    | PGND1                     | Power Ground 1. Connect the exposed pad on bottom side to the ground plane.   |
| 19    | BST1                      | Bootstrap Supply 1. BST1 powers the high-side gate of the OUT1 stage. Connect a 0.1 $\mu$ F or greater capacitor between BST1 and OUT1.   |
| 20    | VDR1                      | Gate Drive Supply Bypass 1. The voltage at VDR1 is supplied from an internal regulator from VDD1. VDR1 powers the internal circuitry and internal MOSFET gate drive for the OUT1 stage. Bypass VDR1 to PGND with a 0.1 $\mu$ F to 10 $\mu$ F capacitor. |


## TYPICAL PERFORMANCE CHARACTERISTICS

$V_{DD1} = V_{DD2} = 20V$ ,  $V_{SHDN} = 5V$ ,  $T_A = +25^\circ C$ , unless otherwise specified.


**Short Circuit  
Positive Current**




**Short Circuit  
Negative Current**




**Normal Switch Waveform**




**Input/Output Waveform  
Negative Pulse**




**Input/Output Waveform  
Positive Pulse**




**Output Rise-Time**




**Output Fall-Time**



**THD+N vs. P\_OUT  
(19V, 8Ω)**




**Frequency Response  
(19V, 8Ω, 1W)**




## TYPICAL PERFORMANCE CHARACTERISTICS *(continued)*

$V_{DD1} = V_{DD2} = 20V$ ,  $V_{\overline{SHDN}} = 5V$ ,  $T_A = +25^\circ C$ , unless otherwise specified.


**Start-up**




**Shut-down**




**Standby**



**Standby**



**BS Recharge Cycling**  
( $V_{DD} = 19V$ ,  $R_L = 16\Omega$ )



## OPERATION

The MP8042 is a high voltage, dual channel power half-bridge that can be configured as the output of a Class D amplifier. The output is in phase with the input, and the dead time is optimized for symmetrical performance, regardless of load conditions.

When shutdown pin ( $\overline{\text{SHDN}}$ ) is low, both channels 1 and 2 will be shut off. When the standby pin ( $\overline{\text{STBY}}$ ) is pulled low, it causes the outputs of both channels to go into high impedance. However, when the voltage across the BST1/2 and OUT1/2 pins drops sufficiently low, the bottom MOSFET is turned on to refresh the external bootstrap capacitor. For a bootstrap capacitor of 100nF, the refresh time is approximately 300ns.

In order to prevent erratic operation, two under voltage lockout (UVLO) circuits are used. One of them is to ensure that the supply for the bottom gate drive circuit is sufficiently high and the other is for the top gate driver.

### Fault Protection

To protect the power MOSFETs, two layers of protection are provided. The first is the current limit, wherein if the current through either the top or the bottom MOSFET exceeds an internally preset value of 5A, that particular MOSFET is immediately shut down and the complementary MOSFET is turned on. If this fails to reset the current and there is an indication that the current is going to runaway, the current foldback will kick in. This ensures that the current is reset close to zero before resuming operation.

Thermal monitoring is also integrated into the MP8042. If the die temperature rises above 150°C, both switches are turned off. The temperature must fall below 130°C before normal operation resumes.

To enhance the robustness of the device under short circuit condition, a capacitor can be connected to the  $\overline{\text{FAULT}}$  pin, as shown in figure 1. The time constant of the RC is selected to be greater than 50ms for the  $\overline{\text{FAULT}}$  node to reach 1V. Under short circuit condition, the  $\overline{\text{FAULT}}$  node will be reset to zero and the part will be place in standby mode until the voltage at the  $\overline{\text{STBY}}$  pin is above 1V.




Figure 1— Fault Protection Circuit

### Fault Output

The MP8042 includes an open drain, active low fault indicator output ( $\overline{\text{FAULT}}$ ). A fault will be indicated if the current limit is tripped or the thermal shutdown is tripped.

A fault on any channel causes the  $\overline{\text{FAULT}}$  pin to be pulled low. However, only that fault channel has its output set to high impedance.

Do not apply more than 6V to the  $\overline{\text{FAULT}}$  pin.

The diagram illustrates the internal architecture of the PMIC, organized into two identical channels (Channel 1 and Channel 2) and a central Fault Handling & Control block.






- Channel 1 (Top):**
  - REGULATOR:** Receives **PWM1** and **VDD1** inputs. Its output **VDR1** is connected to **AGND1** and the **LOGIC CONTROL** block.
  - LOGIC CONTROL:** Receives **PWM1** and **VDD1** inputs. It is connected to the **FAULT HANDLING & CONTROL** block and the **HIGH-SIDE DRIVER** and **LOW-SIDE DRIVER** blocks.
  - HIGH-SIDE DRIVER:** Receives a signal from **LOGIC CONTROL** and drives the **BST1** node. Its output is connected to **VDD1** and the **OVER CURRENT SENSE** block.
  - OVER CURRENT SENSE:** Receives a signal from the **HIGH-SIDE DRIVER** and outputs to the **FAULT HANDLING & CONTROL** block.
  - LOW-SIDE DRIVER:** Receives a signal from **LOGIC CONTROL** and drives the **PGND1** node. Its output is connected to **OUT1** and the **OVER CURRENT SENSE** block.
- Channel 2 (Bottom):**
  - REGULATOR:** Receives **PWM2** and **VDD2** inputs. Its output **VDR2** is connected to **AGND2** and the **LOGIC CONTROL** block.
  - LOGIC CONTROL:** Receives **PWM2** and **VDD2** inputs. It is connected to the **FAULT HANDLING & CONTROL** block and the **HIGH-SIDE DRIVER** and **LOW-SIDE DRIVER** blocks.
  - HIGH-SIDE DRIVER:** Receives a signal from **LOGIC CONTROL** and drives the **BST2** node. Its output is connected to **VDD2** and the **OVER CURRENT SENSE** block.
  - OVER CURRENT SENSE:** Receives a signal from the **HIGH-SIDE DRIVER** and outputs to the **FAULT HANDLING & CONTROL** block.
  - LOW-SIDE DRIVER:** Receives a signal from **LOGIC CONTROL** and drives the **PGND2** node. Its output is connected to **OUT2** and the **OVER CURRENT SENSE** block.
- Fault Handling & Control:**
  - Receives inputs **SHDN**, **STBY**, and **FAULT** (which is connected to a pull-up resistor and ground).
  - Outputs a signal to the **THERMAL SHUTDOWN** block.
  - Provides control signals to the **LOGIC CONTROL** blocks of both channels.

### Figure 2—Function Block Diagram



## PACKAGE INFORMATION

### TSSOP20F



**NOTE:**

1) Control dimension is in inches. Dimension in bracket is millimeters.

**NOTICE:** The information in this document is subject to change without notice. Please contact MPS for current specifications. Users should warrant and guarantee that third party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.

# Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[Monolithic Power Systems \(MPS\):](#)

[MP8042DF-LF](#) [MP8042DF-LF-Z](#) [MP8042DF-LF-P](#)