

SNAS283D - MARCH 2005 - REVISED MARCH 2013

ADC124S101 4 Channel, 500 ksps to 1 Msps, 12-Bit A/D Converter

Check for Samples: ADC124S101

FEATURES

- Specified Over a Range of Sample Rates
- **Four Input Channels**
- Variable Power Management
- Single Power Supply with 2.7V 5.25V range

APPLICATIONS

- **Portable Systems**
- **Remote Data Acquisition**
- Instrumentation and Control Systems

KEY SPECIFICATIONS

- DNL: +0.9/-0.6 LSB (typ)
- INL: ± 0.64 LSB (typ)
- SNR: 72.4 dB (typ)
- **Power Consumption**
 - 3V Supply: 4.3 mW (typ)
 - 5V Supply: 13.1 mW (typ)

DESCRIPTION

The ADC124S101 is a low-power, four-channel CMOS 12-bit analog-to-digital converter with a highspeed serial interface. Unlike the conventional practice of specifying performance at a single sample rate only, the ADC124S101 is fully specified over a sample rate range of 500 ksps to 1 Msps. The converter is based on a successive-approximation register architecture with an internal track-and-hold circuit. It can be configured to accept up to four input signals at inputs IN1 through IN4.

The output serial data is straight binary, and is compatible with several standards, such as SPI™, QSPI™, MICROWIRE, and many common DSP serial interfaces.

The ADC124S101 operates with a single supply that can range from +2.7V to +5.25V. Normal power consumption using a +3V or +5V supply is 4.3 mW and 13.1 mW, respectively. The power-down feature reduces the power consumption to just 0.14 µW using a +3V supply, or 0.32 μ W using a +5V supply.

The ADC124S101 is available in a 10-lead VSSOP package. Operation over the industrial temperature range of -40°C to +85°C.



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Table 1. PIN-COMPATIBLE ALTERNATIVES BY RESOLUTION AND SPEED⁽¹⁾

Resolution	5	Specified for Sample Rate Range of:				
	50 to 200 ksps	200 to 500 ksps	500 ksps to 1 Msps			
12-bit	ADC124S021	ADC124S051	ADC124S101			
10-bit	ADC104S021	ADC104S051	ADC104S101			
8-bit	ADC084S021	ADC084S051	ADC084S101			

(1) All devices are fully pin and function compatible.

Connection Diagram




Figure 1. 10-Lead VSSOP See DGS Package




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.

SNAS283D-MARCH 2005-REVISED MARCH 2013



www.ti.com

Block Diagram





PIN DESCRIPTIONS AND EQUIVALENT CIRCUITS

Pin No.	Symbol	Description					
ANALOG I/O	ANALOG I/O						
4-7	IN1 to IN4	Analog inputs. These signals can range from 0V to V _A .					
DIGITAL I/O	·						
10	SCLK	Digital clock input. This clock directly controls the conversion and readout processes.					
9	DOUT	Digital data output. The output samples are clocked out of this pin on falling edges of the SCLK pin.					
8	DIN	Digital data input. The ADC124S101's Control Register is loaded through this pin on rising edges of the SCLK pin.					
1 CS Chip select. On the falling edge of CS, a conversion process begins. Conversion as CS is held low.		Chip select. On the falling edge of \overline{CS} , a conversion process begins. Conversions continue as long as \overline{CS} is held low.					
POWER SUPPLY							
2	V _A	Positive supply pin. This pin should be connected to a quiet +2.7V to +5.25V source and bypassed to GND with a 1 μ F capacitor and a 0.1 μ F monolithic capacitor located within 1 cm of the power pin.					
3	GND	The ground return for the supply and signals.					



SNAS283D - MARCH 2005 - REVISED MARCH 2013

www.ti.com

Absolute Maximum Ratings⁽¹⁾⁽²⁾⁽³⁾

Supply Voltage V _A	-0.3V to 6.5V
Voltage on Any Pin to GND	-0.3V to V _A +0.3V
Input Current at Any Pin ⁽⁴⁾	±10 mA
Package Input Current ⁽⁴⁾	±20 mA
Power Consumption at $T_A = 25^{\circ}C$	See ⁽⁵⁾
ESD Susceptibility ⁽⁶⁾ Human Body Model Machine Model	2500V 250V
Junction Temperature	+150°C
Storage Temperature	−65°C to +150°C

(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not ensure specific performance limits. For ensured specifications and test conditions, see the Electrical Characteristics. The ensured specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.

- (2) All voltages are measured with respect to GND = 0V, unless otherwise specified.
- (3) If Military/Aerospace specified devices are required, please contact the TI Sales Office/Distributors for availability and specifications.
- (4) When the input voltage at any pin exceeds the power supply (that is, V_{IN} < GND or V_{IN} > V_A), the current at that pin should be limited to 10 mA. The 20 mA maximum package input current rating limits the number of pins that can safely exceed the power supplies with an input current of 10 mA to two. The Absolute Maximum Rating specification does not apply to the V_A pin. The current into the V_A pin is limited by the Analog Supply Voltage specification.
- (5) The absolute maximum junction temperature (T_Jmax) for this device is 150°C. The maximum allowable power dissipation is dictated by T_Jmax, the junction-to-ambient thermal resistance (θ_{JA}), and the ambient temperature (T_A), and can be calculated using the formula P_DMAX = (T_Jmax T_A)/θ_{JA}. The values for maximum power dissipation listed above will be reached only when the device is operated in a severe fault condition (e.g. when input or output pins are driven beyond the power supply voltages, or the power supply polarity is reversed). Obviously, such conditions should always be avoided.
- (6) Human body model is 100 pF capacitor discharged through a 1.5 kΩ resistor. Machine model is 220 pF discharged through zero ohms.

Operating Ratings⁽¹⁾⁽²⁾

Operating Temperature Range	$-40^{\circ}C \le T_{A} \le +85^{\circ}C$
V _A Supply Voltage	+2.7V to +5.25V
Digital Input Pins Voltage Range	-0.3V to V _A
Clock Frequency	50 kHz to 16 MHz
Analog Input Voltage	0V to V _A

(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not ensure specific performance limits. For ensured specifications and test conditions, see the Electrical Characteristics. The ensured specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.

(2) All voltages are measured with respect to GND = 0V, unless otherwise specified.

Package Thermal Resistance⁽¹⁾⁽²⁾

Package	θ _{JA}
10-lead VSSOP	190°C / W

(1) Soldering process must comply with TI's Reflow Temperature Profile specifications.

(2) Reflow temperature profiles are different for lead-free and non-lead-free packages.

SNAS283D-MARCH 2005-REVISED MARCH 2013

www.ti.com

TRUMENTS

XAS

ADC124S101 Converter Electrical Characteristics⁽¹⁾

The following specifications apply for $V_A = +2.7V$ to 5.25V, GND = 0V, $f_{SCLK} = 8$ to 16 MHz, $f_{SAMPLE} = 500$ ksps to 1 Msps, $C_L = 35$ pF, unless otherwise noted. **Boldface limits apply for T_A = T_{MIN} to T_{MAX}: all other limits T_A = 25^{\circ}C.**

		$\prod_{M \in \mathcal{M}} \text{ to } \mathbf{I}_{M} = \mathbf{I}_{MN} \text{ to } \mathbf{I}_{MAX}. \text{ all }$		1	
Symbol	Parameter	Conditions	Typical	Limits ⁽²⁾	Units
STATIC C	CONVERTER CHARACTERISTICS	1		1	
	Resolution with No Missing Codes			12	Bits
NL	Integral Non-Linearity		+0.64	+1.6	LSB (max)
			-0.64	-1.2	LSB (min)
DNL	Differential Non-Linearity		+0.9	+1.6	LSB (max)
DINE			-0.6	-1.0	LSB (min)
V _{OFF}	Offset Error		0.44	±1.3	LSB (max)
OEM	Channel to Channel Offset Error Match		±0.1	±1.0	LSB (max)
FSE	Full Scale Error		-0.34	±1.5	LSB (max)
FSEM	Channel to Channel Full-Scale Error Match		±0.1	±1.0	LSB (max)
DYNAMIC	CONVERTER CHARACTERISTICS				
SINAD	Signal-to-Noise Plus Distortion Ratio	V _A = +2.7V to 5.25V f _{IN} = 40.3 kHz, -0.02 dBFS	72	69.2	dB (min)
SNR	Signal-to-Noise Ratio	V _A = +2.7V to 5.25V f _{IN} = 40.3 kHz, -0.02 dBFS	72.4	70.6	dB (min)
THD	Total Harmonic Distortion	$V_A = +2.7V$ to 5.25V $f_{IN} = 40.3$ kHz, -0.02 dBFS	-82	-75	dB (max)
SFDR	Spurious-Free Dynamic Range	$V_A = +2.7V$ to 5.25V $f_{IN} = 40.3$ kHz, -0.02 dBFS	83	76	dB (min)
ENOB	Effective Number of Bits	$V_A = +2.7V$ to 5.25V	11.7	11.2	Bits (min)
	Channel-to-Channel Crosstalk	V _A = +5.25V f _{IN} = 40.3 kHz	-86		dB
IMD	Intermodulation Distortion, Second Order Terms	V _A = +5.25V f _a = 40.161 kHz, f _b = 41.015 kHz	-87		dB
	Intermodulation Distortion, Third Order Terms	V _A = +5.25V f _a = 40.161 kHz, f _b = 41.015 kHz	-88		dB
FPBW	-3 dB Full Power Bandwidth	V _A = +5V	11		MHz
ТDW		$V_A = +3V$	8		MHz
ANALOG	INPUT CHARACTERISTICS				
V _{IN}	Input Range		0 to V_A		V
DCL	DC Leakage Current		±0.02	±1	μA (max)
<u>_</u>	Input Capacitance	Track Mode	33		pF
C _{INA}	input Capacitance	Hold Mode	3		pF
DIGITAL	INPUT CHARACTERISTICS				
	Input High Voltage	V _A = +5.25V		2.4	V (min)
V _{IH}	Input High Voltage	V _A = +3.6V		2.1	V (min)
VIL	Input Low Voltage			0.8	V (max)
IN	Input Current	$V_{IN} = 0V \text{ or } V_A$	±0.1	±10	µA (max)
C _{IND}	Digital Input Capacitance		2	4	pF (max)
	OUTPUT CHARACTERISTICS			·	
. ,		I _{SOURCE} = 200 μA	V _A - 0.03	V _A - 0.5	V (min)
V _{OH}	Output High Voltage	I _{SOURCE} = 1 mA	V _A - 0.10		. ,
		I _{SINK} = 200 μA	0.02	0.4	V (max)
V _{OL}	Output Low Voltage	I _{SINK} = 1 mA	0.1		. ,
I _{OZH} , I _{OZL}	TRI-STATE Leakage Current			±1	µA (max)

(1) Min/max specification limits are specified by design, test, or statistical analysis.

(2) Tested limits are specified to AOQL (Average Outgoing Quality Level).

4 Submit Documentation Feedback



SNAS283D - MARCH 2005 - REVISED MARCH 2013

ADC124S101 Converter Electrical Characteristics⁽¹⁾ (continued)

The following specifications apply for $V_A = +2.7V$ to 5.25V, GND = 0V, $f_{SCLK} = 8$ to 16 MHz, $f_{SAMPLE} = 500$ ksps to 1 Msps, $C_L = 35$ pF, unless otherwise noted. **Boldface limits apply for T_A = T_{MIN} to T_{MAX}: all other limits T_A = 25^{\circ}C.**

Symbol	Parameter	Conditions	Typical	Limits ⁽²⁾	Units	
С _{ОUT}	TRI-STATE Output Capacitance		2	4	pF (max)	
	Output Coding		Straight (Natural) Binary			
POWER S	SUPPLY CHARACTERISTICS (C _L = 10 p	oF)				
V	Supply Veltage			2.7	V (min)	
V _A	Supply Voltage			5.25	V (max)	
	Supply Current, Normal Mode	V_A = +5.25V, f _{SAMPLE} = 1 Msps, f _{IN} = 40 kHz	2.5	3.0	mA (max)	
ι.	(Operational, CS low)	V_A = +3.6V, f_{SAMPLE} = 1 Msps, f_{IN} = 40 kHz	1.2	1.6	mA (max)	
I _A	Supply Current, Shutdown (CS high)	$V_A = +5.25V,$ $f_{SAMPLE} = 0 \text{ ksps}$	60		nA	
Supply Current, Shutdown		V _A = +3.6V, f _{SAMPLE} = 0 ksps	38		nA	
	Power Consumption, Normal Mode (Operational, CS low)	V _A = +5.25V	13.1	15.8	mW (max)	
П		V _A = +3.6V	4.3	5.8	mW (max)	
P _D	Power Consumption, Shutdown (CS	V _A = +5.25V	0.32		μW	
	high)	V _A = +3.6V	0.14		μW	
AC ELEC	TRICAL CHARACTERISTICS					
¢	Maximum Clock Frequency	See ⁽³⁾		8	MHz (min)	
f _{SCLK}		Seeve		16	MHz (max)	
¢.	Comple Data	See ⁽³⁾		500	ksps (min)	
f _S	Sample Rate	See		1	Msps (max)	
t _{CONV}	Conversion Time			13	SCLK cycles	
DC	SCLK Duty Cycle	f _ 16 MHz	50	30	% (min)	
		f _{SCLK} = 16 MHz	50	70	% (max)	
t _{ACQ}	Track/Hold Acquisition Time	Full-Scale Step Input		3	SCLK cycles	
	Throughput Time	Acquisition Time + Conversion Time		16	SCLK cycles	

(3) This is the frequency range over which the electrical performance is specified. The device is functional over a wider range which is specified under Operating Ratings.

ADC124S101 Timing Specifications

The following specifications apply for $V_A = +2.7V$ to 5.25V, GND = 0V, $f_{SCLK} = 8$ MHz to 16 MHz, $f_{SAMPLE} = 500$ ksps to 1 Msps, $C_L = 35$ pF, **Boldface limits apply for T_A = T_{MIN} to T_{MAX}**: all other limits T_A = 25°C.

Symbol	Parameter		Conditions	Typical	Limits ⁽¹⁾	Units
	Setup Time SCLK High to \overline{CS} Falling Edge	See ⁽²⁾	V _A = +3.0V	-3.5	10	ns (min)
t _{CSU}	Setup Time SCLK High to CS Failing Edge	See	$V_{A} = +5.0V$	-0.5	10	ns (min)
			V _A = +3.0V	+4.5	10	na (min)
^L CLH	t _{CLH} Hold time SCLK Low to CS Falling Edge	See ⁽²⁾	$V_{A} = +5.0V$	+1.5	10	ns (min)
•	Delay from CS Until DOUT active		$V_{A} = +3.0V$	+4	- 30	ns (max)
t _{EN}	Delay Itom CS Onth DOOT active		$V_{A} = +5.0V$	+2		
+	Data Access Time after SCLK Falling Edge		$V_{A} = +3.0V$	+14.5	30	ns (max)
t _{ACC}	Data Access Time alter SCER Failing Euge		$V_{A} = +5.0V$	+13		ns (max)
t _{SU}	Data Setup Time Prior to SCLK Rising Edge			+3	10	ns (min)
t _H	Data Valid SCLK Hold Time			+3	10	ns (min)
t _{CH}	SCLK High Pulse Width			0.5 x t _{SCLK}	0.3 x t _{SCLK}	ns (min)

(1) Tested limits are specified to AOQL (Average Outgoing Quality Level).

(2) Clock may be either high or low when CS is asserted as long as setup and hold times t_{CSU} and t_{CLH} are strictly observed.

TEXAS INSTRUMENTS

www.ti.com

SNAS283D-MARCH 2005-REVISED MARCH 2013

ADC124S101 Timing Specifications (continued)

The following specifications apply for $V_A = +2.7V$ to 5.25V, GND = 0V, $f_{SCLK} = 8$ MHz to 16 MHz, $f_{SAMPLE} = 500$ ksps to 1 Msps, $C_L = 35$ pF, **Boldface limits apply for T_A = T_{MIN} to T_{MAX}**: all other limits T_A = 25°C.

Symbol	Parameter	Cond	Conditions		Limits ⁽¹⁾	Units
t _{CL}	SCLK Low Pulse Width			0.5 x t _{SCLK}	0.3 x t _{SCLK}	ns (min)
	t _{DIS} CS Rising Edge to DOUT High-Impedance		$V_{A} = +3.0V$	1.8		
		Output Falling	V _A = +5.0V	1.3		
tDIS		Output Disiss	V _A = +3.0V	1.0	20	ns (max)
		Output Rising	V _A = +5.0V	1.0		

Timing Diagrams




Figure 3. ADC124S101 Timing Diagram




Figure 4. Timing Test Circuit






Figure 5. ADC124S101 Serial Timing Diagram




Figure 6. SCLK and CS Timing Parameters

Specification Definitions

- **ACQUISITION TIME** is the time required to acquire the input voltage. That is, it is time required for the hold capacitor to charge up to the input voltage.
- **APERTURE DELAY** is the time between the fourth falling SCLK edge of a conversion and the time when the input signal is acquired or held for conversion.
- **CONVERSION TIME** is the time required, after the input voltage is acquired, for the ADC to convert the input voltage to a digital word.
- **CROSSTALK** is the coupling of energy from one channel into the other channel, or the amount of signal energy from one analog input that appears at the measured analog input.
- **DIFFERENTIAL NON-LINEARITY (DNL)** is the measure of the maximum deviation from the ideal step size of 1 LSB.
- **DUTY CYCLE** is the ratio of the time that a repetitive digital waveform is high to the total time of one period. The specification here refers to the SCLK.
- **EFFECTIVE NUMBER OF BITS (ENOB, or EFFECTIVE BITS)** is another method of specifying Signal-to-Noise and Distortion or SINAD. ENOB is defined as (SINAD – 1.76) / 6.02 and says that the converter is equivalent to a perfect ADC of this (ENOB) number of bits.
- **FULL POWER BANDWIDTH** is a measure of the frequency at which the reconstructed output fundamental drops 3 dB below its low frequency value for a full scale input.
- **FULL SCALE ERROR (FSE)** is a measure of how far the last code transition is from the ideal 1½ LSB below $V_{REF^{+}}$ and is defined as:

 $V_{FSE} = V_{max} + 1.5 LSB - V_{REF}^{+}$

where V_{max} is the voltage at which the transition to the maximum code occurs. FSE can be expressed in Volts, LSB or percent of full scale range.

- **GAIN ERROR** is the deviation of the last code transition (111...110) to (111...111) from the ideal (V_{REF} 1.5 LSB), after adjusting for offset error.
- **INTEGRAL NON-LINEARITY (INL)** is a measure of the deviation of each individual code from a line drawn from negative full scale (½ LSB below the first code transition) through positive full scale (½ LSB above the last code transition). The deviation of any given code from this straight line is measured from the center of that

Copyright © 2005-2013, Texas Instruments Incorporated

SNAS283D-MARCH 2005-REVISED MARCH 2013



code value.

- **INTERMODULATION DISTORTION (IMD)** is the creation of additional spectral components as a result of two sinusoidal frequencies being applied to the ADC input at the same time. It is defined as the ratio of the power in the second and third order intermodulation products to the power in one of the original frequencies. IMD is usually expressed in dB.
- **MISSING CODES** are those output codes that will never appear at the ADC outputs. These codes cannot be reached with any input value. The ADC124S101 is ensured not to have any missing codes.
- **OFFSET ERROR** is the deviation of the first code transition (000...000) to (000...001) from the ideal (i.e. GND + 0.5 LSB).
- SIGNAL TO NOISE RATIO (SNR) is the ratio, expressed in dB, of the rms value of the input signal to the rms value of the sum of all other spectral components below one-half the sampling frequency, not including d.c. or the harmonics included in THD.
- SIGNAL TO NOISE PLUS DISTORTION (S/N+D or SINAD) Is the ratio, expressed in dB, of the rms value of the input signal to the rms value of all of the other spectral components below half the clock frequency, including harmonics but excluding d.c.
- **SPURIOUS FREE DYNAMIC RANGE (SFDR)** is the difference, expressed in dB, between the desired signal amplitude to the amplitude of the peak spurious spectral component, where a spurious spectral component is any signal present in the output spectrum that is not present at the input and may or may not be a harmonic.
- **TOTAL HARMONIC DISTORTION (THD)** is the ratio, expressed in dB or dBc, of the rms total of the first five harmonic components at the output to the rms level of the input signal frequency as seen at the output. THD is calculated as

THD = 20 · log₁₀
$$\sqrt{\frac{A_{f2}^2 + \dots + A_{f6}^2}{A_{f1}^2}}$$

(2)

where Af_1 is the RMS power of the input frequency at the output and Af_2 through Af_6 are the RMS power in the first 5 harmonic frequencies.

THROUGHPUT TIME is the minimum time required between the start of two successive conversion. It is the acquisition time plus the conversion and read out times. In the case of the ADC124S101, this is 16 SCLK periods.





SNAS283D - MARCH 2005 - REVISED MARCH 2013



Typical Performance Characteristics

 $T_A = +25^{\circ}C$, $f_{SAMPLE} = 500$ ksps to 1 Msps, $f_{SCLK} = 8$ MHz to 16 MHz, $f_{IN} = 40.3$ kHz unless otherwise stated.






SNAS283D-MARCH 2005-REVISED MARCH 2013


TEXAS INSTRUMENTS

www.ti.com





SNAS283D - MARCH 2005 - REVISED MARCH 2013




Copyright © 2005–2013, Texas Instruments Incorporated

SNAS283D-MARCH 2005-REVISED MARCH 2013


TEXAS INSTRUMENTS

www.ti.com






SNAS283D - MARCH 2005 - REVISED MARCH 2013



SNAS283D-MARCH 2005-REVISED MARCH 2013


TEXAS INSTRUMENTS

www.ti.com





SNAS283D - MARCH 2005 - REVISED MARCH 2013



SNAS283D - MARCH 2005 - REVISED MARCH 2013



www.ti.com

APPLICATIONS INFORMATION

ADC124S101 OPERATION

The ADC124S101 is a successive-approximation analog-to-digital converter designed around a chargeredistribution digital-to-analog converter. Simplified schematics of the ADC124S101 in both track and hold modes are shown in Figure 49 and Figure 50, respectively. In Figure 49, the ADC124S101 is in track mode: switch SW1 connects the sampling capacitor to one of four analog input channels through the multiplexer, and SW2 balances the comparator inputs. The ADC124S101 is in this state for the first three SCLK cycles after CS is brought low.

Figure 50 shows the ADC124S101 in hold mode: switch SW1 connects the sampling capacitor to ground, maintaining the sampled voltage, and switch SW2 unbalances the comparator. The control logic then instructs the charge-redistribution DAC to add fixed amounts of charge to the sampling capacitor until the comparator is balanced. When the comparator is balanced, the digital word supplied to the DAC is the digital representation of the analog input voltage. The ADC124S101 is in this state for the fourth through sixteenth SCLK cycles after CS is brought low.

The time when \overline{CS} is low is considered a serial frame. Each of these frames should contain an integer multiple of 16 SCLK cycles, during which time a conversion is performed and clocked out at the DOUT pin and data is clocked into the DIN pin to indicate the multiplexer address for the next conversion.

Figure 49. ADC124S101 in Track Mode





Figure 50. ADC124S101 in Hold Mode



USING THE ADC124S101

A ADC124S101 timing diagram and a serial interface timing diagram for the ADC124S101 are shown in the Timing Diagrams section. CS is chip select, which initiates conversions and frames the serial data transfers. SCLK (serial clock) controls both the conversion process and the timing of serial data. DOUT is the serial data output pin, where a conversion result is sent as a serial data stream, MSB first. Data to be written to the ADC124S101's Control Register is placed on DIN, the serial data input pin. New data is written to the ADC at DIN with each conversion.

A serial frame is initiated on the falling edge of \overline{CS} and ends on the rising edge of \overline{CS} . Each frame must contain an integer multiple of 16 rising SCLK edges. The ADC output data (DOUT) is in a high impedance state when \overline{CS} is high and is active when \overline{CS} is low. Thus, \overline{CS} acts as an output enable. Additionally, the device goes into a power down state when \overline{CS} is high, and also between continuous conversion cycles.



During the first 3 cycles of SCLK, the ADC is in the track mode, acquiring the input voltage. For the next 13 SCLK cycles the conversion is accomplished and the data is clocked out, MSB first, starting on the 5th clock. If there is more than one conversion in a frame, the ADC will re-enter the track mode on the falling edge of SCLK after the N*16th rising edge of SCLK, and re-enter the hold/convert mode on the N*16+4th falling edge of SCLK, where "N" is an integer.

When \overline{CS} is brought high, SCLK is internally gated off. If SCLK is stopped in the low state while \overline{CS} is high, the subsequent fall of \overline{CS} will generate a falling edge of the internal version of SCLK, putting the ADC into the track mode. This is seen by the ADC as the first falling edge of SCLK. If SCLK is stopped with SCLK high, the ADC enters the track mode on the first falling edge of SCLK after the falling edge of \overline{CS} .

During each conversion, data is clocked into the DIN pin on the first 8 rising edges of SCLK after the fall of \overline{CS} . For each conversion, it is necessary to clock in the data indicating the input that is selected for the conversion after the current one. See Table 2, Table 3, and Table 4.

If \overline{CS} and SCLK go low within the times defined by t_{CSU} and t_{CLH} , the rising edge of SCLK that begins clocking data in at DIN may be one clock cycle later than expected. It is, therefore, best to strictly observe the minimum t_{CSU} and t_{CLH} times given in the Timing Specifications.

There are no power-up delays or dummy conversions required with the ADC124S101. The ADC is able to sample and convert an input to full conversion immediately following power up. The first conversion result after power-up will be that of IN1.

Table 2. Control Register Bits

Bit 7 (MSB)	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
DONTC	DONTC	ADD2	ADD1	ADD0	DONTC	DONTC	DONTC

Bit #:	Symbol:	Description
7 - 6, 2 - 0	DONTC	Don't care. The value of these bits do not affect device operation.
5	ADD2	These three bits determine which input channel will be sampled and converted in the next
4	ADD1	track/hold cycle. The mapping between codes and channels is shown in Table 4.
3	ADD0	

Table 3. Control Register Bit Descriptions

Table 4. Input Channel Selection

ADD2	ADD1	ADD0	Input Channel
х	0	0	IN1 (Default)
х	0	1	IN2
х	1	0	IN3
x	1	1	IN4




SNAS283D-MARCH 2005-REVISED MARCH 2013

ADC124S101 TRANSFER FUNCTION

The output format of the ADC124S101 is straight binary. Code transitions occur midway between successive integer LSB values. The LSB width for the ADC124S101 is $V_A/4096$. The ideal transfer characteristic is shown in Figure 51. The transition from an output code of 0000 0000 0000 to a code of 0000 0000 0001 is at 1/2 LSB, or a voltage of $V_A/8192$. Other code transitions occur at steps of one LSB.






TYPICAL APPLICATION CIRCUIT

A typical application of the ADC124S101 is shown in Figure 52. Power is provided in this example by the LP2950 low-dropout voltage regulator, available in a variety of fixed and adjustable output voltages. The power supply pin is bypassed with a capacitor network located close to the ADC124S101.

Because the reference for the ADC124S101 is the supply voltage, any noise on the supply will degrade device noise performance. To keep noise off the supply, use a dedicated linear regulator for this device, or provide sufficient decoupling from other circuitry to keep noise off the ADC124S101 supply pin. Because of the ADC124S101's low power requirements, it is also possible to use a precision reference as a power supply to maximize performance. The four-wire interface is also shown connected to a microprocessor or DSP.





ANALOG INPUTS


An equivalent circuit for one of the ADC124S101's input channels is shown in Figure 53. Diodes D1 and D2 provide ESD protection for the analog inputs. At no time should any input go beyond (V_A + 300 mV) or (GND – 300 mV), as these ESD diodes will begin conducting, which could result in erratic operation. For this reason, these ESD diodes should NOT be used to clamp the input signal.



SNAS283D - MARCH 2005 - REVISED MARCH 2013

The capacitor C1 in Figure 53 has a typical value of 3 pF, and is mainly the package pin capacitance. Resistor R1 is the on resistance of the multiplexer and track / hold switch, and is typically 500 ohms. Capacitor C2 is the ADC124S101 sampling capacitor, and is typically 30 pF. The ADC124S101 will deliver best performance when driven by a low-impedance source to eliminate distortion caused by the charging of the sampling capacitance. This is especially important when using the ADC124S101 to sample AC signals. Also important when sampling dynamic signals is a band-pass or low-pass filter to reduce harmonics and noise, improving dynamic performance.

Figure 53. Equivalent Input Circuit



DIGITAL INPUTS AND OUTPUTS

The ADC124S101's digital output DOUT is limited by, and cannot exceed, the supply voltage, V_A . The digital input pins are not prone to latch-up and, and although not recommended, SCLK, \overline{CS} and DIN may be asserted before V_A without any latch-up risk.

POWER SUPPLY CONSIDERATIONS

The ADC124S101 is fully powered-up whenever \overline{CS} is low, and fully powered-down whenever \overline{CS} is high, with one exception: the ADC124S101 automatically enters power-down mode between the 16th falling edge of a conversion and the 1st falling edge of the subsequent conversion (see Timing Diagrams).

The ADC124S101 can perform multiple conversions back to back; each conversion requires 16 SCLK cycles. The ADC124S101 will perform conversions continuously as long as CS is held low.

The user may trade off throughput for power consumption by simply performing fewer conversions per unit time. The Power Consumption vs. Sample Rate curve in the Typical Performance Characteristics section shows the typical power consumption of the ADC124S101 versus throughput. To calculate the power consumption, simply multiply the fraction of time spent in the normal mode by the normal mode power consumption, and add the fraction of time spent in shutdown mode multiplied by the shutdown mode power dissipation.

Power Management

When the ADC124S101 is operated continuously in normal mode, the maximum throughput is $f_{SCLK}/16$. Throughput may be traded for power consumption by running f_{SCLK} at its maximum 16 MHz and performing fewer conversions per unit time, putting the ADC124S101 into shutdown mode between conversions. A plot of typical power consumption versus throughput is shown in the Typical Performance Characteristics section. To calculate the power consumption for a given throughput, multiply the fraction of time spent in the normal mode by the normal mode power consumption and add the fraction of time spent in shutdown mode multiplied by the shutdown mode power consumption. Generally, the user will put the part into normal mode and then put the part back into shutdown mode. Note that the curve of power consumption vs. throughput is nearly linear. This is because the power consumption in the shutdown mode is so small that it can be ignored for all practical purposes.

Power Supply Noise Considerations

The charging of any output load capacitance requires current from the power supply, V_A . The current pulses required from the supply to charge the output capacitance will cause voltage variations on the supply. If these variations are large enough, they could degrade SNR and SINAD performance of the ADC. Furthermore, discharging the output capacitance when the digital output goes from a logic high to a logic low will dump current into the die substrate, which is resistive. Load discharge currents will cause "ground bounce" noise in the substrate that will degrade noise performance if that current is large enough. The larger is the output capacitance, the more current flows through the die substrate and the greater is the noise coupled into the analog channel, degrading noise performance.

Copyright © 2005–2013, Texas Instruments Incorporated

SNAS283D-MARCH 2005-REVISED MARCH 2013

www.ti.com To keep noise out of the power supply, keep the output load capacitance as small as practical. If the load

ÈXAS

NSTRUMENTS

capacitance is greater than 35 pF, use a 100 Ω series resistor at the ADC output, located as close to the ADC output pin as practical. This will limit the charge and discharge current of the output capacitance and improve noise performance.



SNAS283D - MARCH 2005 - REVISED MARCH 2013

REVISION HISTORY

Cł	Page	
•	Changed layout of National Data Sheet to TI format	20



6-Feb-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
ADC124S101CIMM/NOPB	ACTIVE	VSSOP	DGS	10	1000	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-40 to 85	X27C	Samples
ADC124S101CIMMX/NOPB	ACTIVE	VSSOP	DGS	10	3500	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-40 to 85	X27C	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



PACKAGE OPTION ADDENDUM

6-Feb-2020

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal	Il dimensions are nominal											
Device	-	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ADC124S101CIMM/NOPB	VSSOP	DGS	10	1000	178.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
ADC124S101CIMMX/NOP B	VSSOP	DGS	10	3500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

2-Sep-2015



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ADC124S101CIMM/NOPB	VSSOP	DGS	10	1000	210.0	185.0	35.0
ADC124S101CIMMX/NOP B	VSSOP	DGS	10	3500	367.0	367.0	35.0

DGS0010A



PACKAGE OUTLINE

VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187, variation BA.



DGS0010A

EXAMPLE BOARD LAYOUT

VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DGS0010A

EXAMPLE STENCIL DESIGN

VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated