

www.ti.com SLLSE36 – DECEMBER 2010

# 6 Mbps, Extended Common-Mode RS-485 Transceiver

Check for Samples: SN65HVD21A

### **FEATURES**

- Common-Mode Voltage Range (–20 V to 25 V)
   More Than Doubles TIA/EIA-485 Requirement
- · Reduced Unit-Load for up to 256 Nodes
- Bus I/O Protection to Over 16-kV HBM
- Failsafe Receiver for Open-Circuit, Short-Circuit and Idle-Bus Conditions
- Low Standby Supply Current 1-µA Max
- More Than 100 mV Receiver Hysteresis

### **APPLICATIONS**

- Long Cable Solutions
  - Factory Automation
  - Security Networks
  - Building HVAC
- Severe Electrical Environments
  - Electrical Power Inverters
  - Industrial Drives
  - Avionics

### **DESCRIPTION**


The SN65HVD21A offers performance far exceeding typical RS-485 devices. In addition to meeting all requirements of the TIA/EIA-485-A standard, the device operates over an extended range of common-mode voltage, and has features such as high ESD protection, wide receiver hysteresis, and failsafe operation. This device is ideally suited for long-cable networks, and other applications where the environment is too harsh for ordinary transceivers.

SN65HVD21A

The device is designed for bidirectional data transmission on multipoint twisted-pair cables. Example applications are digital motor controllers, remote sensors and terminals, industrial process control, security stations, and environmental control systems.

The device combines a 3-state differential driver and a differential receiver, which operate from a single 5-V power supply. The driver differential outputs and the receiver differential inputs are connected internally to form a differential bus port that offers minimum loading to the bus. This port features an extended common-mode voltage range making the device suitable for multipoint applications over long cable runs.

### **Device Operates Over a Wider Common-Mode Voltage Range**





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SLLSE36 – DECEMBER 2010 www.ti.com





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### **DESCRIPTION (CONTINUED)**

The SN65HVD21A allows up to 256 connected nodes at moderate data rates (up to 6 Mbps). The driver output slew rate is controlled to provide reliable switching with shaped transitions which reduce high-frequency noise emissions.

The receivers also include a failsafe circuit that provides a high-level output within 250 microseconds after loss of the input signal. The most common causes of signal loss are disconnected cables, shorted lines, or the absence of any active transmitters on the bus. This feature prevents noise from being received as valid data under these fault conditions. This feature may also be used for Wired-Or bus signaling.

The SN65HVD21A is characterized for operation over the temperature range of -40°C to 85°C.

### PRODUCT SELECTION GUIDE

PART NUMBERS	CABLE LENGTH AND SIGNALING RATE <sup>(1)</sup>	NODES	MARKING
SN65HVD21A	Up to 150 m at 5 Mbps (with slew rate limit)	Up to 256	D: VP21A

(1) Distance and signaling rate predictions based upon Belden 3105A cable and 15% eye pattern jitter.

### **AVAILABLE OPTIONS**

PLASTIC SMALL-OUTLINE <sup>(1)</sup>	-		
D-PACKAGE			
(JEDEC MS-012)			
SN65HVD21AD			

(1) Add R suffix for taped and reeled carriers.

**Table 1. DRIVER FUNCTION TABLE** 

INPUT	ENABLE		OUTPUTS	
D	DE	Α	В	
Н	Н	Н	L	
L	Н	L	Н	
X	L	Z	Z	
Χ	OPEN	Z	Z	
OPEN	Н	Н	L	
H = high level, L= low level, X = don't care, Z = high impedance (off), ? = indeterminate				

**Table 2. RECEIVER FUNCTION TABLE** 

DIFFERENTIAL INPUT $V_{ID} = (V_A - V_B)$	ENABLE RE	OUTPUT R		
0.2 V ≤ VID	L	Н		
−0.2 V < VID < 0.2 V	L	H (see Note (1))		
VID ≤ -0.2 V	L	L		
X	Н	Z		
X	OPEN	Z		
Open circuit	L	Н		
Short Circuit	L	Н		
Idle (terminated) bus	L	Н		
H = high level, L= low level, Z = high impedance (off)				

(1) If the differential input V<sub>ID</sub> remains within the transition range for more than 250 μs, the integrated failsafe circuitry detects a bus fault, and set the receiver output to a high state. See Figure 15.

2



www.ti.com SLLSE36 – DECE

### **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range (unless otherwise noted) (1)

			SN65HVD2X	
Supply voltage <sup>(2)</sup> , V <sub>CC</sub>			–0.5 V to 7 V	
Voltage at any bus I/O termir	nal		−27 V to 27 V	
Voltage input, transient pulse	e, A and B, (through 100 $\Omega$ , see Figur	re 16)	-60 V to 60 V	
Voltage input at any D, DE o	RE terminal		-0.5 V to VCC+ 0.5 V	
Receiver output current, I <sub>O</sub>			-10 mA to 10 mA	
	D = 4. M = 4.1(3)	A, B, GND	16 kV	
Clastrostatia diasharas	Human Body Model (3)	All pins	5 kV	
Electrostatic discharge	Charged-Device Model (4)	All pins	1.5 kV	
Machine Model <sup>(5)</sup>		All pins	200 V	
Continuous total power dissipation			See Thermal Table	
Junction temperature, T <sub>J</sub>			150°C	

- (1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values, except differential I/O bus voltages, are with respect to network ground terminal.
- 3) Tested in accordance with JEDEC Standard 22, Test Method A114-A.
- (4) Tested in accordance with JEDEC Standard 22, Test Method C101.
- (5) Tested in accordance with JEDEC Standard 22, Test Method A115-A

### RECOMMENDED OPERATING CONDITIONS

		MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>		4.5	5	5.5	V
Voltage at any bus I/O terminal	A, B	-20		25	V
High-level input voltage, V <sub>IH</sub>	D, DE, RE	2		$V_{CC}$	V
Low-level input voltage, V <sub>IL</sub>	J, DE, RE	0		0.8	V
Differential input voltage, V <sub>ID</sub>	A with respect to B	-25		25	V
Output ourrent	Driver	-110		110	A
Output current	Receiver	-8		8	mA
Operating free-air temperature, T <sub>A</sub> <sup>(1)</sup>		-40		85	°C
Junction temperature, T <sub>J</sub>				130	°C

(1) Maximum free-air temperature operation is allowed as long as the device recommended junction temperature is not exceeded.

# TEXAS INSTRUMENTS

### **DRIVER ELECTRICAL CHARACTERISTICS**

over recommended operating conditions

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
V <sub>IK</sub>	Input clamp voltage	I <sub>I</sub> = −18 mA	-1.5	0.75		V
Vo	Open-circuit output voltage	A or B, No load	0		V <sub>CC</sub>	V
		No load (open circuit)	3.3	4.2	V <sub>CC</sub>	
$ V_{OD(SS)} $	Steady-state differential output voltage	$R_L = 54 \Omega$ , See Figure 1	1.8	2.5		V
		With common-mode loading, See Figure 2	1.8			
$\Delta  V_{OD(SS)} $	Change in steady-state differential output voltage between logic states	See Figure 1 and Figure 3	-0.1		0.1	V
V <sub>OC(SS)</sub>	Steady-state common-mode output voltage	See Figure 1	2.1	2.5	2.9	V
$\Delta V_{OC(SS)}$	Change in steady-state common-mode output voltage, V <sub>OC(H)</sub> – V <sub>OC(L)</sub>	See Figure 1 and Figure 4	-0.1		0.1	V
V <sub>OC(PP)</sub>	Peak-to-peak common-mode output voltage, V <sub>OC(MAX)</sub> – V <sub>OC(MIN)</sub>	$R_L$ = 54 $\Omega$ , $C_L$ = 50 pF, See Figure 1 and Figure 4	0.35			V
V <sub>OD(RING)</sub>	Differential output voltage over and under shoot	$R_L$ = 54 $\Omega$ , $C_L$ = 50 pF, See Figure 5			10%	
I <sub>I</sub>	Input current	D, DE	-100		100	μA
	Output current with power off.	$V_O < = -7 \text{ V to } 12 \text{ V}$ , Other input = 0 V	-100		125	
I <sub>O</sub>	High impedance state output current.	V <sub>O</sub> <= -20 V to 25 V, Other input = 0 V	-200		250	μA
I <sub>OS</sub>	Short-circuit output current	V <sub>O</sub> = -20 V to 25 V, See Figure 9	-250		250	mA
C <sub>OD</sub>	Differential output capacitance				20	pF

<sup>(1)</sup> All typical values are at  $V_{CC}$  = 5 V and 25°C.

# **DRIVER SWITCHING CHARACTERISTICS**

over recommended operating conditions

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
t <sub>PLH</sub>	Differential output propagation delay, low-to-high	$R_L = 54 \Omega$				
t <sub>PHL</sub>	Differential output propagation delay, high-to-low	C <sub>L</sub> = 50 pF, See Figure 3	20	32	60	ns
t <sub>r</sub>	Differential output rise time	$R_L = 54 \Omega$ ,				
t <sub>f</sub>	Differential output fall time	C <sub>L</sub> = 50 pF, See Figure 3	20	40	50	ns
t <sub>PZH</sub>	Propagation delay time, high-impedance-to-high-level output	RE at 0 V,			100	
t <sub>PHZ</sub>	Propagation delay time, high-level output-to-high-impedance	See Figure 6				ns
t <sub>PZL</sub>	Propagation delay time, high-impedance-to-high-level output	RE at 0 V,			400	
t <sub>PLZ</sub>	Propagation delay time, high-level output-to-high-impedance	See Figure 7			100	ns
t <sub>d(standby)</sub>	Time from an active differential output to standby	DE -+ V Con Figure 0			2	μs
t <sub>d(wake)</sub>	Wake-up time from standby to an active differential output	RE at V <sub>CC</sub> , See Figure 8			8	μs
t <sub>sk(p)</sub>	Pulse skew   t <sub>PLH</sub> - t <sub>PHL</sub>				6	ns

(1) All typical values are at  $V_{CC} = 5 \text{ V}$  and  $25^{\circ}\text{C}$ 



### RECEIVER ELECTRICAL CHARACTERISTICS

over recommended operating conditions

	PARAMETER	TES	ST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
V <sub>IT(+)</sub>	Positive-going differential input voltage threshold	0 5 10	$V_0 = 2.4 \text{ V}, I_0 = -8 \text{ mA}$		60	200	
V <sub>IT(-)</sub>	Negative-going differential input voltage threshold	See Figure 10	$V_O = 0.4 \text{ V}, I_O = 8 \text{ mA}$	-200	-60		mV
V <sub>HYS</sub>	Hysteresis voltage (V <sub>IT+</sub> – V <sub>IT-</sub> )			100	130		mV
V <sub>IT(F+)</sub>	Positive-going differential input failsafe voltage threshold	Con Figure 45	VCM = −7 V to 12 V	40	120	200	mV
		See Figure 15	VCM = -20 V to 25 V		120	250	
	Negative-going differential input failsafe voltage threshold	See Figure 15	VCM = −7 V to 12 V	-200	-120	-40	mV
$V_{IT(F-)}$			VCM = −20 V to 25 V	-250	-120		
V <sub>IK</sub>	Input clamp voltage	I <sub>I</sub> = -18 mA	-	-1.5			V
V <sub>OH</sub>	High-level output voltage	V <sub>ID</sub> = 200 mV, I <sub>OH</sub>	<sub>I</sub> = −8 mA, See Figure 11	4			V
V <sub>OL</sub>	Low-level output voltage	$V_{ID} = -200 \text{ mV}, I_{C}$	<sub>DL</sub> = 8 mA, See Figure 11			0.4	V
		$V_I = -7$ to 12 V, Other input = 0 V		-100		125	
I <sub>I(BUS)</sub>	Bus input current (power on or power off)	$V_1 = -20 \text{ to } 25 \text{ V},$	Other input = 0 V	-200		250	μA
I <sub>I</sub>	Input current	RE		-100		100	μΑ
R <sub>I</sub>	Input resistance			96			kΩ
C <sub>ID</sub>	Differential input capacitance	$V_{ID} = 0.5 + 0.4 \text{ sir}$	ne (2π × 1.5 × 10 <sup>6</sup> t)		20		pF

<sup>(1)</sup> All typical values are at 25°C.

### RECEIVER SWITCHING CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
t <sub>PLH</sub>	Propagation delay time, low-to-high level output	See Figure 44	25	50	
t <sub>PHL</sub>	Propagation delay time high-to low level output	See Figure 11	25	50	ns
t <sub>r</sub>	Receiver output rise time	Con Figure 44	2	4	
t <sub>f</sub>	Receiver output fall time	See Figure 11	2	4	ns
t <sub>PZH</sub>	Receiver output enable time to high level	Con Figure 42	90	120	ns
t <sub>PHZ</sub>	Receiver output disable time from high level	See Figure 12	16	35	
t <sub>PZL</sub>	Receiver output enable time to low level	0 5 40	90	120	ns
t <sub>PLZ</sub>	Receiver output disable time from low level	See Figure 13	16	35	
t <sub>r(standby)</sub>	Time from an active receiver output to standby	0 5 44 55 40 4		2	μs
t <sub>r(wake)</sub>	Wake-up time from standby to an active receiver output	See Figure 14, DE at 0 V		8	
t <sub>sk(p)</sub>	Pulse skew  t <sub>PLH</sub> - t <sub>PHL</sub>			5	
t <sub>p(set)</sub>	Delay time, bus fail to failsafe set	0 5 45 4 4111	250	350	μs
t <sub>p(reset)</sub>	Delay time, bus recovery to failsafe reset	See Figure 15, pulse rate = 1 kHz	50		ns

# **SUPPLY CURRENT**

over recommended operating conditions (unless otherwise noted)


P	ARAMETER	R TEST CONDITIONS MIN TYPE		TYP	MAX	UNIT
		Driver enabled (DE at $V_{CC}$ ), Receiver enabled (RE at 0 V), No load, $V_{I}$ = 0 V or $V_{CC}$		8	12	mA
I <sub>CC</sub>	I <sub>CC</sub> Supply current	Driver enabled (DE at $V_{CC}$ ), Receiver disabled (RE at $V_{CC}$ ), No load, $V_I$ = 0 V or $V_{CC}$		7	11	mA
		Driver disabled (DE at 0 V), Receiver enabled (RE at 0 V), No load		5	8	mA
		Driver disabled (DE at 0 V), Receiver disabled (RE at V <sub>CC</sub> ) D open			1	μA

Copyright © 2010, Texas Instruments Incorporated

Submit Documentation Feedback

# TEXAS INSTRUMENTS

# **EQUIVALENT INPUT AND OUTPUT SCHEMATIC DIAGRAMS**



R1/R2	R3
36 kΩ	180 kΩ

### PARAMETER MEASUREMENT INFORMATION

NOTE: Test load capacitance includes probe and jig capacitance (unless otherwise specified). Signal generator characteristics: rise and fall time <6 ns, pulse rate 100 kHz, 50% duty cycle, Zo = 50  $\Omega$  (unless otherwise specified).




Figure 1. Driver Test Circuit, V<sub>OD</sub> and V<sub>OC</sub> Without Common-Mode Loading




Figure 2. Driver Test Circuit, VoD With Common-Mode Loading




Figure 3. Driver Switching Test Circuit and Waveforms





Figure 4. Driver V<sub>OC</sub> Test Circuit and Waveforms

SLLSE36 – DECEMBER 2010 www.ti.com

# PARAMETER MEASUREMENT INFORMATION (continued)



NOTE:  $V_{OD(RING)}$  is measured at four points on the output waveform, corresponding to overshoot and undershoot from the  $V_{OD(H)}$  and  $V_{OD(L)}$  steady state values.

Figure 5. V<sub>OD(RING)</sub> Waveform and Definitions




Figure 6. Driver Enable/Disable Test, High Output




Figure 7. Driver Enable/Disable Test, Low Output

# PARAMETER MEASUREMENT INFORMATION (continued)




Figure 8. Driver Standby/Wake Test Circuit and Waveforms




Figure 9. Driver Short-Circuit Test




Figure 10. Receiver DC Parameter Definitions




Figure 11. Receiver Switching Test Circuit and Waveforms

SLLSE36 – DECEMBER 2010 www.ti.com

### PARAMETER MEASUREMENT INFORMATION (continued)




Figure 12. Receiver Enable Test Circuit and Waveforms, Data Output High




Figure 13. Receiver Enable Test Circuit and Waveforms, Data Output Low




Figure 14. Receiver Standby and Wake Test Circuit and Waveforms

Submit Documentation Feedback

# PARAMETER MEASUREMENT INFORMATION (continued)




Figure 15. Receiver Active Failsafe Definitions and Waveforms






Figure 16. Test Circuit and Waveforms, Transient Overvoltage Test



# **LOGIC DIAGRAM**



Copyright © 2010, Texas Instruments Incorporated



# TEXAS INSTRUMENTS

### THERMAL INFORMATION

		SN65HVD21A	
	THERMAL METRIC <sup>(1)</sup>	SOIC (D)	UNITS
		8 PINS	
$\theta_{JA}$	Junction-to-ambient thermal resistance	78.1	
$\theta_{JCtop}$	Junction-to-case (top) thermal resistance	56.5	
$\theta_{JB}$	Junction-to-board thermal resistance	50.44	°C/W
ΨЈТ	Junction-to-top characterization parameter	4.1	*C/VV
ΨЈВ	Junction-to-board characterization parameter	32.6	
$\theta_{JCbot}$	Junction-to-case (bottom) thermal resistance	n/a	

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

### **POWER DISSIPATION**

PARAM	ETERS	TEST CONDITIONS	VALUE	UNIT	
Device Power	Typical	$\begin{array}{c} V_{CC}=5~\text{V, T}_{J}=25^{\circ}\text{C,} \\ R_{L}=54~\Omega, C_{L}=50~\text{pF (driver),} \\ C_{L}=15~\text{pF (receiver),} \\ 50\%~\text{Duty cycle square-wave signal,} \\ \text{Driver and receiver enabled} \end{array}$	5 Mbps	260	mW
dissipation, P <sub>D</sub>	Worst case	$V_{CC} = 5.5 \text{ V}, T_J = 125^{\circ}\text{C},$ $R_L = 54 \ \Omega, C_L = 50 \ \text{pF},$ $C_L = 15 \ \text{pF} \ \text{(receiver)},$ 50% Duty cycle square-wave signal, Driver and receiver enabled	5 Mbps	342	mW
Thermal shut down junction	temperature, T <sub>SD</sub>			170	°C

Submit Documentation Feedback




### TYPICAL CHARACTERISTICS

## **BUS PIN CURRENT BUS PIN VOLTAGE** 150 DE = 0 V 100 Bus Pin Current - μA 50 $V_{CC} = 0 V$ 0 V<sub>CC</sub> = 5 V 50 100 150 -20 -10 0 10 20 30 -30

Figure 17.

Bus Pin Voltage - V



**SUPPLY CURRENT** 

Figure 18.

# DRIVER DIFFERENTIAL OUTPUT VOLTAGE




Figure 19.

# RECEIVER OUTPUT VOLTAGE VS DIFFERENTIAL INPUT VOLTAGE




Figure 20.


# TEXAS INSTRUMENTS

# **TYPICAL CHARACTERISTICS (continued)**

### **CABLE LENGTH** 70 $V_{CC} = 5 V$ T<sub>A</sub> = 25°C, 60 $V_{IC} = 2.5 \text{ V},$ Cable: Belden 3105A Peak-to-Peak Jitter - ns 50 40 10 Mbps 30 20 10 200 220 240 260 280 300 Cable Length - m

Figure 21.

PEAK-TO-PEAK JITTER





SLLSE36-DECEMBER 2010 www.ti.com

#### APPLICATION INFORMATION

#### THEORY OF OPERATION

The SN65HVD21A integrates a differential receiver and differential driver with additional features for improved performance in electrically-noisy, long-cable, or other fault-intolerant applications.

The receiver hysteresis (typically 130 mV) is much larger than found in typical RS-485 transceivers. This helps reject spurious noise signals which would otherwise cause false changes in the receiver output state.

Slew rate limiting on the driver outputs reduces the high-frequency content of signal edges. This decreases reflections from bus discontinuities, and allows longer stub lengths between nodes and the main bus line. Designers should consider the maximum signaling rate and cable length required for a specific application, and choose the transceiver best matching those requirements.

When DE is low, the differential driver is disabled, and the A and B outputs are in high-impedance states. When DE is high, the differential driver is enabled, and drives the A and B outputs according to the state of the D inputs.

When RE is high, the differential receiver output buffer is disabled, and the R output is in a high-impedance state. When RE is low, the differential receiver is enabled, and the R output reflects the state of the differential bus inputs on the A and B pins.

If both the driver and receiver are disabled, (DE low and RE high) then all nonessential circuitry, including auxiliary functions such as failsafe and receiver equalization is placed in a low-power standby state. This reduces power consumption to less than 5µW. When either enable input is asserted, the circuitry again becomes active.

In addition to the primary differential receiver, these devices incorporate a set of comparators and logic to implement an active receiver failsafe feature. These components determine whether the differential bus signal is valid. Whenever the differential signal is close to zero volts (neither high nor low), a timer initiates, If the differential input remains within the transition range for more than 250 microseconds, the timer expires and set the receiver output to the high state. If a valid bus input (high or low) is received at any time, the receiver output reflects the valid bus state, and the timer is reset.




Figure 23. Function Block Diagram

SLLSE36 – DECEMBER 2010 www.ti.com




Figure 24. Receiver Operation With 20-V Offset on Input Signal

$H(s) = k_0 \left[ (1-k_1) + \frac{k_1 p_1}{(s+p_1)} \right] \left[ (1-k_2) + \frac{k_2 p_2}{(s+p_2)} \right] \left[ (1-k_3) + \frac{k_3 p_3}{(s+p_3)} \right]$	k0 (DC loss)	p1 (MHz)	k1	p2 (MHz)	k2	p3 (MHz)	k3
Similar to 160m of Belden 3105A	0.95	0.25	0.3	3.5	0.5	15	1
Similar to 250m of Belden 3105A	0.9	0.25	0.4	3.5	0.7	12	1
Similar to 500m of Belden 3105A	0.8	0.25	0.6	2.2	1	8	1
Similar to 1000m of Belden 3105A	0.6	0.3	1	3	1	6	1




Figure 25. Cable Attenuation Model for Jitter Measurements



# PACKAGE OPTION ADDENDUM

6-Feb-2020

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
SN65HVD21AD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP21A	Samples
SN65HVD21ADR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP21A	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.






6-Feb-2020

PACKAGE MATERIALS INFORMATION

www.ti.com 26-Jan-2013

# TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



### \*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65HVD21ADR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

www.ti.com 26-Jan-2013



#### \*All dimensions are nominal

Device	Package Type	ackage Type Package Drawing Pins			Length (mm)	Width (mm)	Height (mm)	
SN65HVD21ADR	SOIC	D	8	2500	340.5	338.1	20.6	



SMALL OUTLINE INTEGRATED CIRCUIT



### NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



### NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated