

# 14-Bit, 20/40/65/80 MSPS, 1.8 V Analog-to-Digital Converter

# Data Sheet **[AD9649](http://www.analog.com/AD9649?doc=AD9649.pdf)**

### <span id="page-0-0"></span>**FEATURES**

**1.8 V analog supply operation 1.8 V to 3.3 V output supply SNR 74.3 dBFS at 9.7 MHz input 71.5 dBFS at 200 MHz input SFDR 93 dBc at 9.7 MHz input 80 dBc at 200 MHz input Low power 45 mW at 20 MSPS 87 mW at 80 MSPS Differential input with 700 MHz bandwidth On-chip voltage reference and sample-and-hold circuit 2 V p-p differential analog input DNL = ±0.35 LSB Serial port control options Offset binary, gray code, or twos complement data format Integer 1, 2, or 4 input clock divider Built-in selectable digital test pattern generation Energy-saving power-down modes Data clock out (DCO) with programmable clock and data alignment**

## <span id="page-0-1"></span>**APPLICATIONS**

**Communications Diversity radio systems Multimode digital receivers GSM, EDGE, W-CDMA, LTE, CDMA2000, WiMAX, TD-SCDMA Smart antenna systems Battery-powered instruments Handheld scope meters Portable medical imaging Ultrasound Radar/LIDAR**

## **FUNCTIONAL BLOCK DIAGRAM**

<span id="page-0-2"></span>

### <span id="page-0-3"></span>**PRODUCT HIGHLIGHTS**

- 1. The [AD9649](http://www.analog.com/AD9649?doc=AD9649.pdf) operates from a single 1.8 V analog power supply and features a separate digital output driver supply to accommodate 1.8 V to 3.3 V logic families.
- 2. The sample-and-hold circuit maintains excellent performance for input frequencies up to 200 MHz and is designed for low cost, low power, and ease of use.
- 3. A standard serial port interface (SPI) supports various product features and functions, such as data output formatting, internal clock divider, power-down, DCO, data output (D13 to D0) timing and offset adjustments, and voltage reference modes.
- 4. Th[e AD9649](http://www.analog.com/AD9649?doc=AD9649.pdf) is packaged in a 32-lead RoHS-compliant LFCSP that is pin compatible with th[e AD9629](http://www.analog.com/AD9629?doc=AD9649.pdf) 12-bit ADC and the [AD9609](http://www.analog.com/AD9609?doc=AD9649.pdf) 10-bit ADC, enabling a simple migration path between 10-bit and 14-bit converters sampling from 20 MSPS to 80 MSPS.

#### **Rev. B [Document Feedback](https://form.analog.com/Form_Pages/feedback/documentfeedback.aspx?doc=AD9649.pdf&product=AD9649&rev=B)**

**Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.**

# AD9649

# **TABLE OF CONTENTS**



# <span id="page-1-0"></span>**REVISION HISTORY**

#### 2/2017-Rev. A to Rev. B



#### 6/2015-Rev. 0 to Rev. A



#### 10/2009-Revision 0: Initial Version



# <span id="page-2-0"></span>GENERAL DESCRIPTION

Th[e AD9649](http://www.analog.com/AD9649?doc=AD9649.pdf) is a monolithic, single channel 1.8 V supply, 14-bit, 20/40/65/80 MSPS analog-to-digital converter (ADC). It features a high performance sample-and-hold circuit and an on-chip voltage reference.

The product uses multistage differential pipeline architecture with output error correction logic to provide 14-bit accuracy at 80 MSPS data rates and to guarantee no missing codes over the full operating temperature range.

The ADC contains several features designed to maximize flexibility and minimize system cost, such as programmable clock and data alignment and programmable digital test pattern generation. The available digital test patterns include built-in deterministic and

pseudorandom patterns, along with custom user-defined test patterns entered via the serial port interface (SPI).

A differential clock input with optional 1, 2, or 4 divide ratios controls all internal conversion cycles.

The digital output data is presented in offset binary, gray code, or twos complement format. A data output clock (DCO) is provided to ensure proper latch timing with receiving logic. Both 1.8 V and 3.3 V CMOS levels are supported.

The [AD9649](http://www.analog.com/AD9649?doc=AD9649.pdf) is available in a 32-lead RoHS-compliant LFCSP and is specified over the industrial temperature range (−40°C to  $+85^{\circ}$ C).

# <span id="page-3-0"></span>SPECIFICATIONS

# <span id="page-3-1"></span>**DC SPECIFICATIONS**

AVDD = 1.8 V; DRVDD = 1.8 V, maximum sample rate, 2 V p-p differential input, 1.0 V internal reference; AIN = −1.0 dBFS, 50% duty cycle clock, unless otherwise noted.

#### **Table 1.**



<sup>1</sup> Measured with 1.0 V external reference.

<sup>2</sup> Measured with a 10 MHz input frequency at rated sample rate, full-scale sine wave, with approximately 5 pF loading on each output bit.<br><sup>3</sup> Input capacitance refers to the effective capacitance between one differential

# <span id="page-4-0"></span>**AC SPECIFICATIONS**

AVDD = 1.8 V; DRVDD = 1.8 V, maximum sample rate, 2 V p-p differential input, 1.0 V internal reference; AIN = −1.0 dBFS, 50% duty cycle clock, unless otherwise noted.

### **Table 2.**



<sup>1</sup> See th[e AN-835 Application Note,](http://www.analog.com/AN-835?doc=AD9649.pdf) *Understanding High Speed ADC Testing and Evaluation*, for a complete set of definitions.

# <span id="page-5-0"></span>**DIGITAL SPECIFICATIONS**

AVDD = 1.8 V; DRVDD = 1.8 V, maximum sample rate, 2 V p-p differential input, 1.0 V internal reference; AIN = −1.0 dBFS, 50% duty cycle clock, unless otherwise noted.

### **Table 3.**



<sup>1</sup> Internal 30 kΩ pull-down.

<sup>2</sup> Internal 30 kΩ pull-up.

# <span id="page-6-0"></span>**SWITCHING SPECIFICATIONS**

AVDD = 1.8 V; DRVDD = 1.8 V, maximum sample rate, 2 V p-p differential input, 1.0 V internal reference; AIN = −1.0 dBFS, 50% duty cycle clock, unless otherwise noted.

#### **Table 4.**



<sup>1</sup> Conversion rate is the clock rate after the CLK divider.

<sup>2</sup> Wake-up time is dependent on the value of the decoupling capacitors.

<span id="page-6-1"></span>

*Figure 2. CMOS Output Data Timing*

# <span id="page-7-0"></span>**TIMING SPECIFICATIONS**

# <span id="page-7-1"></span>**Table 5.**



# <span id="page-8-0"></span>ABSOLUTE MAXIMUM RATINGS

#### **Table 6.**



<sup>1</sup> AGND refers to the analog ground of the customer's PCB.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

### <span id="page-8-1"></span>**THERMAL CHARACTERISTICS**

The exposed paddle is the only ground connection for the chip and must be soldered to the analog ground plane of the user's PCB. Soldering the exposed paddle to the user's board also increases the reliability of the solder joints and maximizes the thermal capability of the package.

<span id="page-8-3"></span>



<sup>1</sup> Per JEDEC 51-7, plus JEDEC 51-5 2S2P test board.

<sup>2</sup> Per JEDEC JESD51-2 (still air) or JEDEC JESD51-6 (moving air).

<sup>3</sup> Per MIL-Std 883, Method 1012.1.

<sup>4</sup> Per JEDEC JESD51-8 (still air).

Typical  $\theta_{JA}$  is specified for a 4-layer PCB with a solid ground plane. As shown in [Table 7,](#page-8-3) airflow improves heat dissipation, which reduces  $\theta_{JA}$ . In addition, metal in direct contact with the package leads from metal traces, through holes, ground, and power planes, reduces the  $\theta_{JA}$ .

#### <span id="page-8-2"></span>**ESD CAUTION**



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

 $\mathbb{R}$ 

# <span id="page-9-0"></span>PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



**NOTES**

**1. EXPOSED PADDLE. THE EXPOSED PADDLE IS THE ONLY GROUND CONNECTION. IT MUST BE SOLDERED TO THE ANALOG GROUND OF THE PCB TO ENSURE PROPER FUNCTIONALITY AND HEAT DISSIPATION, NOISE, AND MECHANICAL STRENGTH BENEFITS.**

*Figure 3. Pin Configuration*

### **Table 8. Pin Function Descriptions**



# <span id="page-10-0"></span>TYPICAL PERFORMANCE CHARACTERISTICS

#### <span id="page-10-1"></span>**[AD9649-80](http://www.analog.com/AD9649?doc=AD9649.pdf)**



Figure 4[. AD9649-80 S](http://www.analog.com/AD9649?doc=AD9649.pdf)ingle-Tone FFT with  $f_{IN} = 9.7$  MHz



Figure 5[. AD9649-80 S](http://www.analog.com/AD9649?doc=AD9649.pdf)ingle-Tone FFT with  $f_{IN} = 70.3$  MHz



Figure 6[. AD9649-80 T](http://www.analog.com/AD9649?doc=AD9649.pdf)wo-Tone FFT with  $f_{INI} = 30.5$  MHz and  $f_{IN2} = 32.5$  MHz



Figure 7[. AD9649-80 S](http://www.analog.com/AD9649?doc=AD9649.pdf)ingle-Tone FFT with  $f_{IN} = 30.5$  MHz



Figure 8[. AD9649-80 S](http://www.analog.com/AD9649?doc=AD9649.pdf)ingle-Tone FFT with  $f_{IN} = 200$  MHz



Figure 9[. AD9649-80 T](http://www.analog.com/AD9649?doc=AD9649.pdf)wo-Tone SFDR/IMD3 vs. Input Amplitude (AIN) with  $f_{IN1} = 30.5$  MHz and  $f_{IN2} = 32.5$  MHz



*Figure 10[. AD9649-80](http://www.analog.com/AD9649?doc=AD9649.pdf) SNR/SFDR vs. Input Frequency (AIN) with 2 V p-p Full Scale* 



*Figure 11[. AD9649-80](http://www.analog.com/AD9649?doc=AD9649.pdf) SNR/SFDR vs. Sample Rate with AIN = 9.7 MHz* 



*Figure 12[. AD9649-80](http://www.analog.com/AD9649?doc=AD9649.pdf) DNL Error with fIN = 9.7 MHz*



*Figure 13[. AD9649-80](http://www.analog.com/AD9649?doc=AD9649.pdf) SNR/SFDR vs. Input Amplitude (AIN) with f<sub>IN</sub> = 9.7 MHz* 







Rev. B | Page 12 of 32

# <span id="page-12-0"></span>**[AD9649-65](http://www.analog.com/ad9649?doc=ad9649.pdf)**



*Figure 16[. AD9649-65](http://www.analog.com/AD9649?doc=AD9649.pdf) Single-Tone FFT with f<sub>IN</sub>* = 9.7 MHz



*Figure 17[. AD9649-65](http://www.analog.com/AD9649?doc=AD9649.pdf) Single-Tone FFT with f<sub>IN</sub>* = 70.3 MHz



*Figure 18[. AD9649-65](http://www.analog.com/AD9649?doc=AD9649.pdf) Single-Tone FFT with f<sub>IN</sub>* = 30.5 MHz



*Figure 1[9.AD9649-65](http://www.analog.com/AD9649?doc=AD9649.pdf) SNR/SFDR vs. Input Amplitude (AIN) with f<sub>IN</sub> = 9.7 MHz* 



*with 2 V p-p Full Scale*

### <span id="page-13-0"></span>**[AD9649-40](http://www.analog.com/AD9649?doc=AD9649.pdf)**



*Figure 21[. AD9649-40](http://www.analog.com/AD9649?doc=AD9649.pdf) Single-Tone FFT with f<sub>IN</sub> = 9.7 MHz* 



*Figure 22[. AD9649-40](http://www.analog.com/AD9649?doc=AD9649.pdf) Single-Tone FFT with fIN = 30.5 MHz*



*Figure 23. [AD9649-40](http://www.analog.com/AD9649?doc=AD9649.pdf) SNR/SFDR vs. Input Amplitude (AIN) with f<sub>IN</sub> = 9.7 MHz* 

# <span id="page-14-0"></span>**[AD9649-20](http://www.analog.com/AD9649?doc=AD9649.pdf)**



*Figure 24[. AD9649-20](http://www.analog.com/AD9649?doc=AD9649.pdf) Single-Tone FFT with f<sub>IN</sub> = 9.7 MHz* 



*Figure 25[. AD9649-20](http://www.analog.com/AD9649?doc=AD9649.pdf) Single-Tone FFT with fIN = 30.5 MHz*



*Figure 26. [AD9649-20](http://www.analog.com/AD9649?doc=AD9649.pdf) SNR/SFDR vs. Input Amplitude (AIN) with*  $f_N$  *= 9.7 MHz* 

# <span id="page-15-0"></span>EQUIVALENT CIRCUITS



Figure 27. Equivalent Analog Input Circuit





<span id="page-15-1"></span>

Figure 29. Equivalent SENSE Circuit







Figure 31. Equivalent D0 to D13 and OR Digital Output Circuit



Figure 32. Equivalent SCLK/DFS, MODE and SDIO/PDWN Input Circuit



Figure 33. Equivalent CSB Input Circuit



Figure 34. Equivalent RBIAS, VCM Circuit

# <span id="page-16-0"></span>THEORY OF OPERATION

Th[e AD9649 a](http://www.analog.com/AD9649?doc=AD9649.pdf)rchitecture consists of a multistage, pipelined ADC. Each stage provides sufficient overlap to correct for flash errors in the preceding stage. The quantized outputs from each stage are combined into a final 14-bit result in the digital correction logic. The pipelined architecture permits the first stage to operate with a new input sample, whereas the remaining stages operate with preceding samples. Sampling occurs on the rising edge of the clock.

Each stage of the pipeline, excluding the last, consists of a low resolution flash ADC connected to a switched-capacitor DAC and an interstage residue amplifier (for example, a multiplying digital-to-analog converter (MDAC)). The residue amplifier magnifies the difference between the reconstructed DAC output and the flash input for the next stage in the pipeline. One bit of redundancy is used in each stage to facilitate digital correction of flash errors. The last stage consists of a flash ADC.

The output staging block aligns the data, corrects errors, and passes the data to the CMOS output buffers. The output buffers are powered from a separate (DRVDD) supply, allowing adjustment of the output voltage swing. During power-down, the output buffers go into a high impedance state.

# <span id="page-16-1"></span>**ANALOG INPUT CONSIDERATIONS**

The analog input to the [AD9649 i](http://www.analog.com/AD9649?doc=AD9649.pdf)s a differential switchedcapacitor circuit designed for processing differential input signals. This circuit can support a wide common-mode range while maintaining excellent performance. By using an input common-mode voltage of midsupply, users can minimize signal-dependent errors and achieve optimum performance.



Figure 35. Switched-Capacitor Input Circuit

<span id="page-16-2"></span>The clock signal alternately switches the input circuit between sample mode and hold mode (se[e Figure 35\)](#page-16-2). When the input circuit is switched to sample mode, the signal source must be capable of charging the sample capacitors and settling within onehalf of a clock cycle. A small resistor in series with each input can help reduce the peak transient current injected from the output stage of the driving source. In addition, low Q inductors or ferrite beads can be placed on each leg of the input to reduce high differential capacitance at the analog inputs and, therefore, achieve the maximum bandwidth of the ADC. Such use of low Q inductors or ferrite beads is required when driving the converter front end at

high IF frequencies. Either a shunt capacitor or two single-ended capacitors can be placed on the inputs to provide a matching passive network. This ultimately creates a low-pass filter at the input to limit unwanted broadband noise. See th[e AN-742 Application](http://www.analog.com/AN-742?doc=AD9649.pdf)  [Note,](http://www.analog.com/AN-742?doc=AD9649.pdf) th[e AN-827 Application Note,](http://www.analog.com/AN-827?doc=AD9649.pdf) and the *Analog Dialogue* article, ["Transformer-Coupled Front-End for Wideband A/D](http://www.analog.com/dialogue/transformer-coupled_front-end?doc=AD9649.pdf)  [Converters"](http://www.analog.com/dialogue/transformer-coupled_front-end?doc=AD9649.pdf) (Volume 39, April 2005) for more information. In general, the precise values depend on the application.

### **Input Common Mode**

The analog inputs of the [AD9649](http://www.analog.com/AD9649?doc=AD9649.pdf) are not internally dc-biased. Therefore, in ac-coupled applications, the user must provide an external dc bias. Setting the device so that VCM = AVDD/2 is recommended for optimum performance, but the device can function over a wider range with reasonable performance, as shown in [Figure 36 a](#page-16-3)n[d Figure 37.](#page-16-4) 

<span id="page-16-3"></span>

<span id="page-16-4"></span>An on-board, common-mode voltage reference is included in the design and is available from the VCM pin. The VCM pin must be decoupled to ground by a 0.1 μF capacitor, as described in the [Applications Information s](#page-29-0)ection.

### *Differential Input Configurations*

Optimum performance is achieved while driving th[e AD9649](http://www.analog.com/AD9649?doc=AD9649.pdf) in a differential input configuration. For baseband applications, the [AD8138,](http://www.analog.com/AD8138?doc=AD9649.pdf) [ADA4937-2,](http://www.analog.com/ADA4937-2?doc=AD9649.pdf) and [ADA4938-2](http://www.analog.com/ADA4938-2?doc=AD9649.pdf) differential drivers provide excellent performance and a flexible interface to the ADC.

The output common-mode voltage of the [ADA4938-2](http://www.analog.com/ADA4938-2?doc=AD9649.pdf) is easily set with the VCM pin of the [AD9649](http://www.analog.com/AD9649?doc=AD9649.pdf) (see [Figure 38\)](#page-17-0), and the driver can be configured in a Sallen-Key filter topology to provide band limiting of the input signal.



*Figure 38. Differential Input Configuration Using th[e ADA4938-2](http://www.analog.com/ADA4938-2?doc=AD9649.pdf)*

<span id="page-17-0"></span>For baseband applications below ~10 MHz where SNR is a key parameter, differential transformer coupling is the recommended input configuration. An example is shown i[n Figure 39.](#page-17-1) To bias the analog input, the VCM voltage can be connected to the center tap of the secondary winding of the transformer.



*Figure 39. Differential Transformer-Coupled Configuration* 

<span id="page-17-1"></span>The signal characteristics must be considered when selecting a transformer. Most RF transformers saturate at frequencies below a few megahertz (MHz). Excessive signal power can also cause core saturation, which leads to distortion.

At input frequencies in the second Nyquist zone and above, the noise performance of most amplifiers is not adequate to achieve the true SNR performance of th[e AD9649.](http://www.analog.com/AD9649?doc=AD9649.pdf) For applications above ~10 MHz where SNR is a key parameter, differential double balun coupling is the recommended input configuration (se[e Figure 41\)](#page-17-2).

An alternative to using a transformer-coupled input at frequencies in the second Nyquist zone is to use th[e AD8352](http://www.analog.com/AD8352?doc=AD9649.pdf) differential driver. An example is shown i[n Figure 42.](#page-17-3) See th[e AD8352](http://www.analog.com/AD8352?doc=AD9649.pdf) data sheet for more information.

In any configuration, the value of Shunt Capacitor C is dependent on the input frequency and source impedance and may need to be reduced or removed[. Table 9](#page-17-4) displays the suggested values to set the RC network. However, these values are dependent on the input signal and should be used only as a starting guide.

<span id="page-17-4"></span>**Table 9. Example RC Network**

<b>Frequency Range (MHz)</b>	<b>R</b> Series $(\Omega$ Each)	C Differential (pF)
0 to 70	33	22
70 to 200	125	Open

### *Single-Ended Input Configuration*

A single-ended input can provide adequate performance in costsensitive applications. In this configuration, SFDR and distortion performance degrade due to the large input common-mode swing. If the source impedances on each input are matched, there should be little effect on SNR performance. [Figure 40](#page-17-5) shows a typical single-ended input configuration.



<span id="page-17-5"></span>*Figure 40. Single-Ended Input Configuration*



08539-008

*Figure 41. Differential Double Balun Input Configuration* 

<span id="page-17-3"></span><span id="page-17-2"></span>

*Figure 42. Differential Input Configuration Using th[e AD8352](http://www.analog.com/AD8352?doc=AD9649.pdf)*

## <span id="page-18-0"></span>**VOLTAGE REFERENCE**

A stable and accurate 1.0 V voltage reference is built into the [AD9649.](http://www.analog.com/AD9649?doc=AD9649.pdf) The VREF can be configured using either the internal 1.0 V reference or an externally applied 1.0 V reference voltage. The various reference modes are summarized in the sections that follow. Th[e Reference Decoupling](#page-29-2) section describes the best practices PCB layout of the reference.

### **Internal Reference Connection**

A comparator within the [AD9649 d](http://www.analog.com/AD9649?doc=AD9649.pdf)etects the potential at the SENSE pin and configures the reference into two possible modes, which are summarized i[n Table 10.](#page-18-1) If SENSE is grounded, the reference amplifier switch is connected to the internal resistor divider (se[e Figure 43\)](#page-18-2), setting VREF to 1.0 V.



Figure 43. Internal Reference Configuration

<span id="page-18-2"></span>If the internal reference of the [AD9649 i](http://www.analog.com/AD9649?doc=AD9649.pdf)s used to drive multiple converters to improve gain matching, the loading of the reference by the other converters must be considered[. Figure 44](#page-18-3) shows how the internal reference voltage is affected by loading.

#### **External Reference Operation**

The use of an external reference may be necessary to enhance the gain accuracy of the ADC or improve thermal drift characteristics[. Figure 45 s](#page-18-4)hows the typical drift characteristics of the internal reference in 1.0 V mode.



<span id="page-18-3"></span>

<span id="page-18-4"></span>When the SENSE pin is tied to AVDD, the internal reference is disabled, allowing the use of an external reference. An internal reference buffer loads the external reference with an equivalent 7.5 kΩ load (se[e Figure 28\)](#page-15-1). The internal buffer generates the positive and negative full-scale references for the ADC core. Therefore, the external reference must be limited to a maximum of 1.0 V.

<span id="page-18-1"></span>



# <span id="page-19-0"></span>**CLOCK INPUT CONSIDERATIONS**

For optimum performance, clock th[e AD9649](http://www.analog.com/AD9649?doc=AD9649.pdf) sample clock inputs, CLK+ and CLK−, with a differential signal. The signal is typically ac-coupled into the CLK+ and CLK− pins via a transformer or capacitors. These pins are biased internally (se[e Figure 46\)](#page-19-1) and require no external bias.



*Figure 46. Equivalent Clock Input Circuit*

#### <span id="page-19-1"></span>*Clock Input Options*

Th[e AD9649](http://www.analog.com/AD9649?doc=AD9649.pdf) has a very flexible clock input structure. The clock input can be a CMOS, LVDS, LVPECL, or sine wave signal. Regardless of the type of signal being used, clock source jitter is of great concern, as described in th[e Jitter Considerations](#page-20-1) section.

[Figure 47](#page-19-2) an[d Figure 48](#page-19-3) show two preferred methods for clocking th[e AD9649.](http://www.analog.com/AD9649?doc=AD9649.pdf) The CLK inputs support up to 4× the rated sample rate when using the internal clock divider feature. A low jitter clock source is converted from a single-ended signal to a differential signal using either an RF transformer or an RF balun.



<span id="page-19-2"></span>*Figure 47. Transformer-Coupled Differential Clock (3 MHz to 200 MHz)*



<span id="page-19-3"></span>*Figure 48. Balun-Coupled Differential Clock (Up to 4× Rated Sample Rate)*

The RF balun configuration is recommended for clock frequencies between 80 MHz and 320 MHz, and the RF transformer is recommended for clock frequencies from 3 MHz to 200 MHz. The back-to-back Schottky diodes across the transformer/balun secondary limit clock excursions into th[e AD9649](http://www.analog.com/AD9649?doc=AD9649.pdf) to ~0.8 V p-p differential.

This limit helps prevent the large voltage swings of the clock from feeding through to other portions of th[e AD9649](http://www.analog.com/AD9649?doc=AD9649.pdf) while preserving the fast rise and fall times of the signal that are critical to a low jitter performance.

If a low jitter clock source is not available, another option is to ac couple a differential PECL signal to the sample clock input pins, as shown in [Figure 49.](#page-19-4) The [AD9510/](http://www.analog.com/AD9510?doc=AD9649.pdf)[AD9511/](http://www.analog.com/AD9511?doc=AD9649.pdf)[AD9512/](http://www.analog.com/AD9512?doc=AD9649.pdf) [AD9513/](http://www.analog.com/AD9513?doc=AD9649.pdf)[AD9514/](http://www.analog.com/AD9514?doc=AD9649.pdf)[AD9515/](http://www.analog.com/AD9515?doc=AD9649.pdf)[AD9516-4/](http://www.analog.com/AD9516-4?doc=AD9649.pdf)[AD9517-4](http://www.analog.com/AD9517-4?doc=AD9649.pdf) clock drivers offer excellent jitter performance.



<span id="page-19-4"></span>*Figure 49. Differential PECL Sample Clock (Up to 4× Rated Sample Rate)*

A third option is to ac couple a differential LVDS signal to the sample clock input pins as shown in [Figure 50.](#page-19-5) Th[e AD9510/](http://www.analog.com/AD9510?doc=AD9649.pdf) [AD9511](http://www.analog.com/AD9511?doc=AD9649.pdf)[/AD9512](http://www.analog.com/AD9512?doc=AD9649.pdf)[/AD9513](http://www.analog.com/AD9513?doc=AD9649.pdf)[/AD9514](http://www.analog.com/AD9514?doc=AD9649.pdf)[/AD9515](http://www.analog.com/AD9515?doc=AD9649.pdf)[/AD9516-4/](http://www.analog.com/AD9516-4?doc=AD9649.pdf)





<span id="page-19-5"></span>*Figure 50. Differential LVDS Sample Clock (Up to 4× Rated Sample Rate)*

In some applications, it may be acceptable to drive the sample clock inputs with a single-ended 1.8 V CMOS signal. In such applications, drive the CLK+ pin directly from a CMOS gate, and bypass the CLK− pin to ground with a 0.1 μF capacitor (see [Figure 51\)](#page-19-6).



*Figure 51. Single-Ended 1.8 V CMOS Input Clock (Up to 200 MHz)*

# <span id="page-19-6"></span>*Input Clock Divider*

The [AD9649](http://www.analog.com/AD9649?doc=AD9649.pdf) contains an input clock divider with the ability to divide the input clock by integer values of 1, 2, or 4.

### *Clock Duty Cycle*

Typical high speed ADCs use both clock edges to generate a variety of internal timing signals and, as a result, may be sensitive to clock duty cycle. Commonly, a 50% duty cycle clock with ±5% tolerance is required to maintain optimum dynamic performance, as shown i[n Figure 52.](#page-20-2)

Jitter on the rising edge of the clock input can also impact dynamic performance and should be minimized, as discussed in th[e Jitter](#page-20-1)  [Considerations](#page-20-1) section of this datasheet.



#### <span id="page-20-2"></span><span id="page-20-1"></span>*Jitter Considerations*

High speed, high resolution ADCs are sensitive to the quality of the clock input. The degradation in SNR from the low frequency SNR (SNRLF) at a given input frequency ( $f_{INPUT}$ ) due to jitter (t<sub>JRMS</sub>) can be calculated by

 $SNR_{HF} = -10 \log[(2\pi \times f_{INPUT} \times t_{IRMS})^2 + 10^{(-SNR_{LF}/10)}]$ 

In the previous equation, the rms aperture jitter represents the clock input jitter specification. IF undersampling applications are particularly sensitive to jitter, as illustrated in [Figure 53.](#page-20-3)



*Figure 53. SNR vs. Input Frequency and Jitter* 

<span id="page-20-3"></span>The clock input should be treated as an analog signal in cases in which aperture jitter may affect the dynamic range of th[e AD9649.](http://www.analog.com/AD9649?doc=AD9649.pdf) To avoid modulating the clock signal with digital noise, keep power supplies for clock drivers separate from the ADC output driver supplies. Low jitter, crystal-controlled oscillators make the best clock sources. If the clock is generated from another type of source (by gating, dividing, or another method), it should be retimed by the original clock at the last step.

For more information, see th[e AN-501 Application Note](http://www.analog.com/AN-501?doc=AD9649.pdf) and the [AN-756 Application Note.](http://www.analog.com/AN-756?doc=AD9649.pdf)

### <span id="page-20-0"></span>**POWER DISSIPATION AND STANDBY MODE**

As shown in [Figure 54,](#page-20-4) the analog core power dissipated by the [AD9649](http://www.analog.com/AD9649?doc=AD9649.pdf) is proportional to its sample rate. The digital power dissipation of the CMOS outputs are determined primarily by the strength of the digital drivers and the load on each output bit.

The maximum DRVDD current (IDRVDD) can be calculated as

 $I_{DRVDD} = V_{DRVDD} \times C_{LOAD} \times f_{CLK} \times N$ 

where *N* is the number of output bits (15, in the case of the [AD9649\)](http://www.analog.com/AD9649?doc=AD9649.pdf).

This maximum current occurs when every output bit switches on every clock cycle, that is, a full-scale square wave at the Nyquist frequency of fcLK/2. In practice, the DRVDD current is established by the average number of output bits that are switching, which is determined by the sample rate and the characteristics of the analog input signal.

Reducing the capacitive load presented to the output drivers can minimize digital power consumption. The data i[n Figure 54](#page-20-4) was taken using the same operating conditions as those used for the [Typical Performance Characteristics,](#page-10-0) with a 5 pF load on each output driver.



*Figure 54. Analog Core Power vs. Clock Rate*

<span id="page-20-4"></span>In SPI mode, th[e AD9649](http://www.analog.com/AD9649?doc=AD9649.pdf) can be placed in power-down mode directly via the SPI port or by using the programmable external MODE pin. In non-SPI mode, power-down is achieved by asserting the PDWN pin high. In this state, the ADC typically dissipates  $500 \mu$ W. During power-down, the output drivers are placed in a high impedance state. Asserting the PDWN pin (or the MODE pin in SPI mode) low returns the [AD9649](http://www.analog.com/AD9649?doc=AD9649.pdf) to normal operating mode. Note that PDWN is referenced to the digital output driver supply (DRVDD) and should not exceed that supply voltage.

Low power dissipation in power-down mode is achieved by shutting down the reference, reference buffer, biasing networks, and clock. Internal capacitors are discharged when entering powerdown mode and then must be recharged when returning to normal operation. As a result, wake-up time is related to the time spent in power-down mode, and shorter power-down cycles result in proportionally shorter wake-up times.

When using the SPI port interface, the user can place the ADC in power-down mode or standby mode. Standby mode allows the user to keep the internal reference circuitry powered when faster wake-up times are required. See th[e Memory Map](#page-25-0) section for more details.

### <span id="page-21-0"></span>**DIGITAL OUTPUTS**

The [AD9649](http://www.analog.com/AD9649?doc=AD9649.pdf) output drivers can be configured to interface with 1.8 V to 3.3 V CMOS logic families. Output data can also be multiplexed onto a single output bus to reduce the total number of traces required.

The CMOS output drivers are sized to provide sufficient output current to drive a wide variety of logic families. However, large drive currents tend to cause current glitches on the supplies and may affect converter performance.

Applications requiring the ADC to drive large capacitive loads or large fanouts may require external buffers or latches.

The output data format can be selected to be either offset binary or twos complement by setting the SCLK/DFS pin when operating in the external pin mode (see [Table 11\)](#page-21-2).

As detailed in the [AN-877 Application Note,](http://www.analog.com/AN-877?doc=AD9649.pdf) *Interfacing to High Speed ADCs via SPI*, the data format can be selected for offset binary, twos complement, or gray code when using the SPI control.

#### <span id="page-21-2"></span>**Table 11. SCLK/DFS and SDIO/PDWN Mode Selection (External Pin Mode)**



#### **Table 12. Output Data Format**



#### *Digital Output Enable Function (OEB)*

When using the SPI interface, the data outputs and DCO can be independently three-stated by using the programmable external MODE pin. The OEB function of the MODE pin is enabled via Bits[6:5] of Register 0x08.

If the MODE pin is configured to operate in traditional OEB mode and the MODE pin is low, the output data drivers and DCOs are enabled. If the MODE pin is high, the output data drivers and DCOs are placed in a high impedance state. This OEB function is not intended for rapid access to the data bus. Note that the MODE pin is referenced to the digital output driver supply (DRVDD) and should not exceed that supply voltage.

### <span id="page-21-1"></span>**TIMING**

The [AD9649](http://www.analog.com/AD9649?doc=AD9649.pdf) provides latched data with a pipeline delay of eight clock cycles. Data outputs are available one propagation delay (t<sub>PD</sub>) after the rising edge of the clock signal.

Minimize the length of the output data lines and loads placed on them to reduce transients within th[e AD9649.](http://www.analog.com/AD9649?doc=AD9649.pdf) These transients may degrade converter dynamic performance.

The lowest typical conversion rate of th[e AD9649](http://www.analog.com/AD9649?doc=AD9649.pdf) is 3 MSPS. At clock rates below 3 MSPS, dynamic performance may degrade.

#### *Data Clock Output (DCO)*

The [AD9649](http://www.analog.com/AD9649?doc=AD9649.pdf) provides a data clock output (DCO) signal that is intended for capturing the data in an external register. The CMOS data outputs are valid on the rising edge of DCO, unless the DCO clock polarity has been changed via the SPI. See [Figure 2](#page-6-1) for a graphical timing description.

# <span id="page-22-0"></span>BUILT-IN SELF-TEST (BIST) AND OUTPUT TEST

The [AD9649](http://www.analog.com/AD9649?doc=AD9649.pdf) includes a built-in test feature designed to enable verification of the integrity of each channel, as well as facilitate board-level debugging. Also included is a built-in self-test (BIST) feature that verifies the integrity of the digital datapath of the [AD9649.](http://www.analog.com/AD9649?doc=AD9649.pdf) Various output test options are also provided to place predictable values on the outputs of the [AD9649.](http://www.analog.com/AD9649?doc=AD9649.pdf)

# <span id="page-22-1"></span>**BUILT-IN SELF-TEST (BIST)**

The BIST is a thorough test of the digital portion of the selected [AD9649](http://www.analog.com/AD9649?doc=AD9649.pdf) signal path. Perform the BIST test after a reset to ensure that the part is in a known state. During the BIST test, data from an internal pseudorandom noise (PN) source is driven through the digital datapath of both channels, starting at the ADC block output. At the datapath output, CRC logic calculates a signature from the data. The BIST sequence runs for 512 cycles and then stops. When the BIST sequence is complete, the BIST compares the signature results with a predetermined value. If the signatures match, the BIST sets Bit 0 of Register 0x24, signifying that the test passed. If the BIST test failed, Bit 0 of Register 0x24 is cleared. The outputs are connected during this test so that the PN sequence can be observed as it runs. Writing the value 0x05 to Register 0x0E

runs the BIST, enabling Bit 0 (BIST enable) of Register 0x0E and resetting the PN sequence generator, Bit 2 (BIST init) of Register 0x0E. Upon completion of the BIST, Bit 0 of Register 0x24 is automatically cleared. The PN sequence can be continued from its last value by writing a 0 in Bit 2 of Register 0x0E. However, if the PN sequence is not reset, the signature calculation does not equal the predetermined value at the end of the test. The user must then rely on verifying the output data.

# <span id="page-22-2"></span>**OUTPUT TEST MODES**

The output test options are described i[n Table 16](#page-26-1) at Address 0x0D. When an output test mode is enabled, the analog section of the ADC is disconnected from the digital back end blocks and the test pattern is run through the output formatting block. Some of the test patterns are subject to output formatting, and some are not. The PN generators from the PN sequence tests can be reset by setting Bit 4 or Bit 5 of Register 0x0D. These tests can be performed with or without an analog signal (if present, the analog signal is ignored), but they do require an encode clock. For more information, see th[e AN-877 Application Note,](http://www.analog.com/AN-877?doc=AD9649.pdf) *Interfacing to High Speed ADCs via SPI*.

# <span id="page-23-0"></span>SERIAL PORT INTERFACE (SPI)

Th[e AD9649](http://www.analog.com/AD9649?doc=AD9649.pdf) SPI allows the user to configure the converter for specific functions or operations through a structured register space provided inside the ADC. The SPI gives the user added flexibility and customization, depending on the application. Addresses are accessed via the serial port and can be written to or read from via the port. Memory is organized into bytes that can be further divided into fields, which are documented in th[e Memory Map](#page-25-0) section. For detailed operational information, see the [AN-877](http://www.analog.com/AN-877?doc=AD9649.pdf)  [Application Note,](http://www.analog.com/AN-877?doc=AD9649.pdf) *Interfacing to High Speed ADCs via SPI*.

### <span id="page-23-1"></span>**CONFIGURATION USING THE SPI**

Three pins define the SPI of this ADC: the SCLK (SCLK/DFS, the SDIO (SDIO/PDWN), and the CSB (se[e Table 13\)](#page-23-2). The SCLK (a serial clock) is used to synchronize the read and write data presented from and to the ADC. The SDIO (serial data input/ output) is a dual-purpose pin that allows data to be sent and read from the internal ADC memory map registers. The CSB (chip select bar) is an active-low control that enables or disables the read and write cycles.

#### <span id="page-23-2"></span>**Table 13. Serial Port Interface Pins**



The falling edge of CSB, in conjunction with the rising edge of SCLK, determines the start of the framing. An example of the serial timing and its definitions can be found in [Figure 55](#page-23-3) and [Table 5.](#page-7-1)

Other modes involving the CSB are available. The CSB can be held low indefinitely, which permanently enables the device; this is called streaming. The CSB can stall high between bytes to allow for additional external timing. When CSB is tied high, SPI functions are placed in high impedance mode. This mode turns on any SPI pin secondary functions.

During an instruction phase, a 16-bit instruction is transmitted. Data follows the instruction phase, and its length is determined by the W0 and W1 bits, as shown in [Figure 55.](#page-23-3)

All data is composed of 8-bit words. The first bit of the first byte in a multibyte serial data transfer frame indicates whether a read command or a write command is issued. This allows the serial data input/output (SDIO) pin to change direction from an input to an output at the appropriate point in the serial frame.

In addition to word length, the instruction phase determines whether the serial frame is a read or write operation, allowing the serial port to be used both to program the chip and to read the contents of the on-chip memory. If the instruction is a readback operation, performing a readback causes the serial data input/ output (SDIO) pin to change direction from an input to an output at the appropriate point in the serial frame.

Data can be sent in MSB-first mode or in LSB-first mode. MSB first is the default on power-up and can be changed via the SPI port configuration register. For more information about this and other features, see the AN-877 [Application Note,](http://www.analog.com/AN-877?doc=AD9649.pdf) *Interfacing to High Speed ADCs via SPI*.

<span id="page-23-3"></span>

*Figure 55. Serial Port Interface Timing Diagram*

## <span id="page-24-0"></span>**HARDWARE INTERFACE**

The pins described in [Table 13](#page-23-2) constitute the physical interface between the programming device of the user and the serial port of th[e AD9649.](http://www.analog.com/AD9649?doc=AD9649.pdf) The SCLK pin and the CSB pin function as inputs when using the SPI interface. The SDIO pin is bidirectional, functioning as an input during write phases and as an output during readback.

The SPI interface is flexible enough to be controlled by either FPGAs or microcontrollers. For detailed information about one method for SPI configuration, refer to the AN-812 [Application](http://www.analog.com/AN-812?doc=AD9649.pdf)  [Note,](http://www.analog.com/AN-812?doc=AD9649.pdf) *Microcontroller-Based Serial Port Interface (SPI) Boot Circuit*.

The SPI port should not be active during periods when the full dynamic performance of the converter is required. Because the SCLK signal, the CSB signal, and the SDIO signal are typically asynchronous to the ADC clock, noise from these signals can degrade converter performance. If the on-board SPI bus is used for other devices, it may be necessary to provide buffers between this bus and the [AD9649](http://www.analog.com/AD9649?doc=AD9649.pdf) to prevent these signals from transitioning at the converter inputs during critical sampling periods.

The SDIO/PDWN and SCLK/DFS pins serve a dual function when the SPI interface is not being used. When the pins are strapped to DRVDD or ground during device power-on, they are associated with a specific function. The [Digital Outputs](#page-21-0) section describes the strappable functions supported on th[e AD9649.](http://www.analog.com/AD9649?doc=AD9649.pdf)

### <span id="page-24-1"></span>**CONFIGURATION WITHOUT THE SPI**

In applications that do not interface to the SPI control registers, the SDIO/PDWN pin and the SCLK/DFS pin serve as standalone CMOS-compatible control pins. When the device is powered up, it is assumed that the user intends to use the pins as static control lines for the power-down and output data format feature control. In this mode, connect the CSB chip select to DRVDD, which disables the serial port interface.

#### <span id="page-24-3"></span>**Table 14. Mode Selection**



### <span id="page-24-2"></span>**SPI ACCESSIBLE FEATURES**

[Table](#page-24-4) 15 provides a brief description of the general features that are accessible via the SPI. These features are described in detail in the AN-877 [Application Note,](http://www.analog.com/AN-877?doc=AD9649.pdf) *Interfacing to High Speed ADCs via SPI*. The [AD9649](http://www.analog.com/AD9649?doc=AD9649.pdf) part-specific features are described in detail in [Table 16.](#page-26-1)

<span id="page-24-4"></span>



# <span id="page-25-0"></span>MEMORY MAP **READING THE MEMORY MAP REGISTER TABLE**

<span id="page-25-1"></span>Each row in the memory map register table (se[e Table 16\)](#page-26-1) contains eight bit locations. The memory map is roughly divided into four sections: the chip configuration registers (Address 0x00 to Address 0x02); the device transfer registers (Address 0xFF); the program registers, including setup, control, and test (Address 0x08 to Address 0x2A); and the digital feature control registers (Address 0x101).

[Table 16](#page-26-1) documents the default hexadecimal value for each hexadecimal address shown. The column with the heading Bit 7 (MSB) is the start of the default hexadecimal value given. For example, Address 0x2A, the OR/MODE select register, has a hexadecimal default value of 0x01. This means that in Address 0x2A, Bits[7:1] = 0, and Bit  $0 = 1$ . This setting is the default OR/MODE setting. The default value results in the programmable external MODE/OR pin (Pin 23) functioning as an out-of-range digital output. For more information on this function and others, see the AN-877 [Application](http://www.analog.com/AN-877?doc=AD9649.pdf) Note, *Interfacing to High Speed ADCs via SPI.* This document details the functions controlled by Register 0x00 to Register 0xFF. The remaining register, Register 0x101, is documented in the [Memory Map Register Descriptions](#page-28-0) section that follows [Table 16.](#page-26-1)

# <span id="page-25-2"></span>**OPEN LOCATIONS**

All address and bit locations that are not included in the SPI map are not currently supported for this device. Unused bits of a valid address location should be written with 0s. Writing to these locations is required only when part of an address location is open (for example, Address 0x2A). If the entire address location is open, it is omitted from the SPI map (for example, Address 0x13) and should not be written.

# <span id="page-25-3"></span>**DEFAULT VALUES**

After th[e AD9649](http://www.analog.com/AD9649?doc=AD9649.pdf) is reset, critical registers are loaded with default values. The default values for the registers are given in the memory map register table (see [Table 16\)](#page-26-1).

### *Logic Levels*

An explanation of logic level terminology follows:

- "Bit is set" is synonymous with "bit is set to Logic 1" or "writing Logic 1 for the bit."
- "Clear a bit" is synonymous with "bit is set to Logic 0" or "writing Logic 0 for the bit."

### *Transfer Register Map*

Address 0x08 to Address 0x18 are shadowed. Writes to these addresses do not affect part operation until a transfer command is issued by writing 0x01 to Address 0xFF, setting the transfer bit. This allows these registers to be updated internally and simultaneously when the transfer bit is set. The internal update takes place when the transfer bit is set, and then the bit autoclears.

# <span id="page-26-0"></span>**MEMORY MAP REGISTER TABLE**

All address and bit locations that are not included in [Table 16](#page-26-1) are not currently supported for this device.

<span id="page-26-1"></span>



 $1.$  See th[e Soft Reset](#page-29-3) section for limitations on use of soft reset.

### <span id="page-28-0"></span>**MEMORY MAP REGISTER DESCRIPTIONS**

For additional information about functions controlled in Register 0x00 to Register 0xFF, see th[e AN-877 Application Note,](http://www.analog.com/AN-877?doc=AD9649.pdf) *Interfacing to High Speed ADCs via SPI*.

#### *USR2 (Register 0x101)*

### **Bit 3—Enable GCLK Detect**

Normally set high, Bit 3 enables a circuit that detects encode rates below ~5 MSPS. When a low encode rate is detected, an internal oscillator, GCLK, is enabled, ensuring the proper operation of several circuits. If set low, the detector is disabled.

#### **Bit 2—Run GCLK**

Bit 2 enables the GCLK oscillator. For some applications with encode rates below 10 MSPS, it may be preferable to set this bit high to supersede the GCLK detector.

#### **Bit 0—Disable SDIO Pull-Down**

Bit 0 can be set high to disable the internal 30 kΩ pull-down on the SDIO pin, which can be used to limit the loading when many devices are connected to the SPI bus.

# <span id="page-29-0"></span>APPLICATIONS INFORMATION

# <span id="page-29-1"></span>**DESIGN GUIDELINES**

Before starting the design and layout of th[e AD9649](http://www.analog.com/AD9649?doc=AD9649.pdf) as a system, it is recommended that the designer become familiar with these guidelines, which discuss the special circuit connections and layout requirements needed for certain pins.

### *Power and Ground Recommendations*

When connecting power to the [AD9649,](http://www.analog.com/AD9649?doc=AD9649.pdf) it is strongly recommended that two separate supplies be used. Use one 1.8 V supply for analog (AVDD); use a separate 1.8 V to 3.3 V supply for the digital output supply (DRVDD). If a common 1.8 V AVDD and DRVDD supply must be used, the AVDD and DRVDD domains must be isolated with a ferrite bead or filter choke and separate decoupling capacitors. Several different decoupling capacitors can be used to cover both high and low frequencies. Locate these capacitors close to the point of entry at the PCB level and close to the pins of the part, with minimal trace length.

A single PCB ground plane should be sufficient when using the [AD9649.](http://www.analog.com/AD9649?doc=AD9649.pdf) With proper decoupling and smart partitioning of the PCB analog, digital, and clock sections, optimum performance is easily achieved.

When powering down th[e AD9649,](http://www.analog.com/AD9649?doc=AD9649.pdf) power off AVDD and DRVDD simultaneously, or DRVDD must be removed before AVDD.

#### *Exposed Paddle Thermal Heat Sink Recommendations*

The exposed paddle (Pin 0) is the only ground connection for the [AD9649;](http://www.analog.com/AD9649?doc=AD9649.pdf) therefore, it must be connected to analog ground (AGND) on the customer's PCB. To achieve the best electrical and thermal performance, mate an exposed (no solder mask) continuous copper plane on the PCB to th[e AD9649](http://www.analog.com/AD9649?doc=AD9649.pdf) exposed paddle, Pin 0.

The copper plane should have several vias to achieve the lowest possible resistive thermal path for heat dissipation to flow through the bottom of the PCB. Fill or plug these vias with nonconductive epoxy.

To maximize the coverage and adhesion between the ADC and the PCB, a silkscreen should be overlaid to partition the continuous plane on the PCB into several uniform sections. This provides several tie points between the ADC and the PCB during the reflow process. Using one continuous plane with no partitions guarantees only one tie point between the ADC and the PCB. For detailed information about packaging and PCB layout of chip scale packages, see the AN-772 [Application Note,](http://www.analog.com/AN-772?doc=AD9649.pdf) *A Design and Manufacturing Guide for the Lead Frame Chip Scale Package (LFCSP)*.

### *Encode Clock*

For optimum dynamic performance, use a low jitter encode clock source with a 50% duty cycle (±5%) to clock th[e AD9649.](http://www.analog.com/AD9649?doc=AD9649.pdf)

### *VCM*

The VCM pin should be decoupled to ground with a 0.1 μF capacitor, as shown in [Figure 39.](#page-17-1)

#### *RBIAS*

The [AD9649](http://www.analog.com/AD9649?doc=AD9649.pdf) requires that a 10 k $\Omega$  resistor be placed between the RBIAS pin and ground. This resistor sets the master current reference of the ADC core and should have at least a 1% tolerance.

#### <span id="page-29-2"></span>*Reference Decoupling*

Externally decouple the VREF pin to ground with a low ESR, 1.0 μF capacitor in parallel with a low ESR, 0.1 μF ceramic capacitor.

### *SPI Port*

The SPI port should not be active during periods when the full dynamic performance of the converter is required. Because the SCLK, CSB, and SDIO signals are typically asynchronous to the ADC clock, noise from these signals can degrade converter performance. If the on-board SPI bus is used for other devices, it may be necessary to provide buffers between this bus and the [AD9649](http://www.analog.com/AD9649?doc=AD9649.pdf) to keep these signals from transitioning at the converter inputs during critical sampling periods.

#### <span id="page-29-3"></span>*Soft Reset*

In applications with  $DRVDD \geq 2.75$  V, do not perform soft reset (Register 0x00 Bit 2 and Bit 5 = 1). Soft reset restore[s AD9649](http://www.analog.com/AD9649?doc=AD9649.pdf) defaults already available at power-up and is not needed.

# <span id="page-30-0"></span>OUTLINE DIMENSIONS



## <span id="page-30-1"></span>**ORDERING GUIDE**



 $1 Z =$  RoHS Compliant Part.

<sup>2</sup> For th[e AD9649BCPZ](http://www.analog.com/AD9649?doc=AD9649.pdf) models, the exposed paddle (Pin 0) is the only GND connection on the chip and must be connected to the PCB AGND.

# **NOTES**



www.analog.com

**©2009–2017 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D08539-0-2/17(B)**

Rev. B | Page 32 of 32

# **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[Analog Devices Inc.](https://www.mouser.com/Analog-Devices):

 [AD9649-40EBZ](https://www.mouser.com/access/?pn=AD9649-40EBZ) [AD9649-65EBZ](https://www.mouser.com/access/?pn=AD9649-65EBZ) [AD9649BCPZ-40](https://www.mouser.com/access/?pn=AD9649BCPZ-40) [AD9649BCPZ-65](https://www.mouser.com/access/?pn=AD9649BCPZ-65) [AD9649BCPZ-20](https://www.mouser.com/access/?pn=AD9649BCPZ-20) [AD9649BCPZ-80](https://www.mouser.com/access/?pn=AD9649BCPZ-80) [AD9649BCPZRL7-40](https://www.mouser.com/access/?pn=AD9649BCPZRL7-40) [AD9649-20EBZ](https://www.mouser.com/access/?pn=AD9649-20EBZ) [AD9649BCPZRL7-65](https://www.mouser.com/access/?pn=AD9649BCPZRL7-65) [AD9649-80EBZ](https://www.mouser.com/access/?pn=AD9649-80EBZ) [AD9649BCPZRL7-80](https://www.mouser.com/access/?pn=AD9649BCPZRL7-80) [AD9649BCPZRL7-20](https://www.mouser.com/access/?pn=AD9649BCPZRL7-20)