









TPS791

SLVS325D - MARCH 2001-REVISED FEBRUARY 2018

TPS791 Ultralow Noise, High PSRR, Fast RF 100-mA Low-Dropout Linear Regulators

Features

- 100-mA Low-Dropout Regulator With EN
- Available in 1.8-V, 3.3-V, 4.7-V, and Adj.
- High PSRR (70 dB at 10 kHz)
- Ultralow Noise (15 µV_{RMS})
- Fast Start-Up Time (63 µs)
- Stable With Any 1-µF Ceramic Capacitor
- Excellent Load, Line Transient
- Very Low Dropout Voltage (38 mV at Full Load, TPS79147)
- 5-Pin SOT23 (DBV) Package
- TPS792xx Provides EN Options

Applications

- Powering VCOs and PLLs
- Bluetooth and Wireless LAN
- Portable and Battery Operated

3 Description


The TPS791 device is a low-dropout (LDO) lowpower linear voltage regulator that features high power-supply rejection ratio (PSRR), ultralow noise, fast start-up, and excellent line and load transient responses in a small outline, SOT23 package. The device is stable, with a small 1-µF ceramic capacitor on the output. The TPS791 uses an advanced, proprietary BiCMOS fabrication process to yield extremely low dropout voltages (for example, 38 mV at 100 mA, TPS79147). This device achieves fast start-up times (approximately 63 µs with a 0.001-µF bypass capacitor) while consuming very low quiescent current (170 µA typical). Moreover, when the device is placed in standby mode, the supply current is reduced to less than 1 µA. The TPS79118 exhibits approximately 15 µV_{RMS} of output voltage noise with a 0.1-µF bypass capacitor. Applications with analog components that are noise sensitive, such as portable RF electronics, benefit from the high PSRR and low noise features as well as the fast response time.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TDC704	SOT23 (5)	2.90 mm × 1.60 mm
TPS791	SOT23 (6)	2.90 mm × 1.60 mm


(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Schematic: Fixed Output



Copyright © 2018, Texas Instruments Incorporated

Simplified Schematic: Adjustable Output



Copyright © 2017, Texas Instruments Incorporated



Table of Contents

1	Features 1	7.4 Device Functional Modes	15
2	Applications 1	8 Application and Implementation	16
3	Description 1	8.1 Application Information	16
4	Revision History2	8.2 Typical Application	16
5	Pin Configuration and Functions	8.3 Do's and Don'ts	17
6	Specifications	9 Power Supply Recommendation	s 18
•	6.1 Absolute Maximum Ratings	10 Layout	18
	6.2 ESD Ratings	10.1 Layout Guidelines	
	6.3 Recommended Operating Conditions	10.2 Layout Example	18
	6.4 Thermal Information	11 Device and Documentation Sup	port 19
	6.5 Electrical Characteristics 5	11.1 Receiving Notification of Docum	entation Updates 19
	6.6 Typical Characteristics	11.2 Community Resources	19
7	Detailed Description 12	11.3 Trademarks	19
-	7.1 Overview 12	11.4 Electrostatic Discharge Caution	19
	7.2 Functional Block Diagrams	11.5 Glossary	19
	7.3 Feature Description	12 Mechanical, Packaging, and Ord Information	

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


Changes from Revision C (May 2002) to Revision D


Page

•	Added Device Information table, Simplified Schematic figures to page 1, ESD Ratings table, Thermal Information table, Pin Configuration and Functions section, Overview section, Feature Description section, Device Functional Modes section, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section
•	Changed TPS791xx to TPS791 throughout document
•	Changed Applications section
•	Changed Description section
•	Deleted Ordering Information table
•	Changed EN pin description
•	Added I/O data for GND pin
•	Deleted Package Dissipation Rating table
•	Changed V _I to V _{IN} , I _O to I _{OUT} , C _O to C _{OUT} , C _{o(byp)} and C _(byp) to C _{BYPASS} throughout document
•	Changed formula in footnote 1 of Recommended Operating Conditions table
•	Added VREF parameter to Electrical Characteristics table
•	Changed V _{CC} to V _{IN} in test conditions of <i>UVLO threshold</i> and <i>UVLO hysteresis</i> parameters
•	Added PSRR and V _{DO} symbols to <i>Power-supply ripple rejection</i> and <i>Dropout voltage</i> parameters
•	Added conditions statement to Typical Characteristics section
•	Changed I _{OUT} to C _{BYPASS} in TPS79118 Output Spectral Noise Density vs Frequency figure
•	Changed I _{OUT} to C _{BYPASS} in <i>TPS79133 Output Spectral Noise Density vs Frequency</i> figure
•	Changed third bullet in Normal Operation section
•	Changed first bullet in <i>Disabled</i> section
•	Changed V _{EN} column in <i>Device Functional Mode Comparison</i> table
•	Added active-low to Application Information description
	· · · · · · · · · · · · · · · · · · ·



5 Pin Configuration and Functions





Pin Functions

PIN		1/0	DESCRIPTION	
NAME	ADJ	FIXED	1/0	DESCRIPTION
BYPASS	4	4	_	An external bypass capacitor connected to this pin, in conjunction with an internal resistor, creates a low-pass filter to further reduce regulator noise.
ĒN	3	3	I	The $\overline{\text{EN}}$ pin is an input which enables or shuts down the device. The enable signal is an active-low digital control that enables the device, so when $\overline{\text{EN}}$ is a logic high (> 2 V), the device is in shutdown mode. When $\overline{\text{EN}}$ is logic low (< 0.7 V), the device is enabled.
FB	5	N/A	I	This pin is the feedback input voltage for the adjustable device.
GND	2	2	_	Regulator ground.
IN	1	1	I	The IN pin is the input to the device.
OUT	6	5	0	The OUT pin is the regulated output of the device.

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

	MIN	MAX	UNIT
Input voltage range(2)	-0.3	6	V
Voltage range at EN	-0.3	$V_{IN} + 0.3$	V
Voltage on OUT	-0.3	6	V
Peak output current	Inte	Internally limited	
Continuous total power dissipation	See Th	See Thermal Information table	
Operating virtual junction temperature, T _J	-40	150	°C
Operating ambient temperature, T _A	-40	85	°C
Storage temperature, T _{stg}	-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to the network ground pin.

Copyright © 2001–2018, Texas Instruments Incorporated



6.2 ESD Ratings

			VALUE	UNIT
.,		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	\/
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±500	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
V_{IN}	Input voltage ⁽¹⁾	2.7	5.5	V
I _{OUT}	Continuous output current (2)	0	100	mA
TJ	Operating junction temperature	-40	125	°C

- (1) To calculate the minimum input voltage for your maximum output current, use the following formula:
- V_{IN}(min) = V_{OUT}(max) + dropout voltage (V_{DO}) at maximum load.
 (2) Continuous output current and operating junction temperature are limited by internal protection circuitry, but the device is not recommended to be operated under conditions beyond those specified in this table for extended periods of time.

6.4 Thermal Information

		TPS		
	THERMAL METRIC ⁽¹⁾	DBV (SOT23)	DBV (SOT23)	UNIT
		5 PINS	6 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	192.6	168.2	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	104.2	87.1	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	55.2	36.9	°C/W
ΨЈТ	Junction-to-top characterization parameter	24.1	17.1	°C/W
ΨЈВ	Junction-to-board characterization parameter	54.8	36.6	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W

 For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



6.5 Electrical Characteristics

over recommended operating free-air temperature range, ($T_J = -40^{\circ}C$ to 125°C), $V_{IN} = V_{OUT(typ)} + 1$ V, $I_{OUT} = 1$ mA, $\overline{EN} = 0$ V, $C_{OUT} = 10 \mu F$, $C_{BYPASS} = 0.01 \mu F$ (unless otherwise noted)

	PARAMETER		TEST C	ONDITIONS	MIN	TYP	MAX	UNIT
			$T_J = 25^{\circ}C, 1.22 \text{ V} \leq V_C$	_{DUT} ≤ 5.2 V		V _{OUT}		
		TPS79101	0 μA < I _{OUT} < 100 mA ⁽	0 μA < I _{OUT} < 100 mA ⁽¹⁾ ,1.22 V ≤ V _{OUT} ≤ 5.2 V			1.02 V _{OUT}	
			T _J = 25°C	T _{.1} = 25°C		1.8		
	Output voltage	TPS79118		1.764		1.836	V	
		TD070400	T _J = 25°C			3.3		
		TPS79133	0 μA < I _{OUT} < 100 mA,	4.3 V < V _{IN} < 5.5 V	3.234		3.366	
		TDC704.47	T _J = 25°C			4.7		
		TPS79147	$0 \mu A < I_{OUT} < 100 mA$	5.2 V < V _{IN} < 5.5 V	4.606		4.794	
VREF	Reference voltage					1.2246		V
	Ouisseent surrent (CN	ID ourrent)	0 μA < I _{OUT} < 100 mA,	T _J = 25°C	1	170		
	Quiescent current (GN	ib current)	0 μA < I _{OUT} < 100 mA				250	μA
	Load regulation		0 μA < I _{OUT} < 100 mA,	T _J = 25°C		5		mV
ΔV _{OUT} /	Output valta as line as		V _{OUT} + 1 V < V _{IN} ≤ 5.5	5 V, T _J = 25°C		0.05		0/ 0/
V _{OUT}	Output voltage line reg	guiation ⁽²⁾	V _{OUT} + 1 V < V _{IN} ≤ 5.5	5 V			0.12	%/V
				$C_{BYPASS} = 0.001 \mu F$		32		
	Output and a size and the second	ΓPS79118) 100 kHz, I _{OUT} =	BW = 100 Hz to	C _{BYPASS} = 0.0047 μF		17		μV _{RMS}
	Output noise voltage (Ti		100 kHz, I _{OUT} = 100 mA, T _J = 25°C	$C_{BYPASS} = 0.01 \mu F$		16		
			$C_{BYPASS} = 0.1 \mu F$		15			
	Time, start-up (TPS79133)			$C_{BYPASS} = 0.001 \mu F$		53		
			$R_L = 33 \Omega$, $C_{OUT} = 1 \mu F$, $T_J = 25^{\circ}C$ $C_{BYPASS} = 0.0047 \mu F$			67		μs
			$C_{\text{BYPASS}} = 0.01 \mu\text{F}$			98		
	Output current limit		V _{OUT} = 0 V ⁽¹⁾	<u>.</u>	285		600	mA
	UVLO threshold		V _{IN} rising		2.25		2.65	V
	UVLO hysteresis		T _J = 25°C, V _{IN} rising			100		mV
	Standby current		$\overline{EN} = V_{IN}, 2.7 V < V_{IN}$	< 5.5 V		0.07	1	μA
	High level enable inpu	t voltage	2.7 V < V _{IN} < 5.5 V		2			V
	Low level enable input voltage 2.7 V < V _{IN} < 5.5 V				0.7	V		
	Input current (EN)		$\overline{EN} = V_{IN}$		-1		1	μΑ
			f = 100 Hz, T _J = 25°C,	I _{OUT} = 10 mA		80		
		TDC70110	$f = 100 \text{ Hz}, T_J = 25^{\circ}\text{C},$	$I_{OUT} = 100 \text{ mA}$		75		
		TPS79118	$f = 10 \text{ kHz}, T_J = 25^{\circ}\text{C},$	I _{OUT} = 100 mA		72		
DCDD	PSRR Power-supply ripple rejection		$f = 100 \text{ kHz}, T_J = 25^{\circ}\text{C}$, I _{OUT} = 100 mA		45		٩D
PSKK			f = 100 Hz, T _J = 25°C,	I _{OUT} = 10 mA		70		dB
		TPS79133	f = 100 Hz, T _J = 25°C, I _{OUT} = 100 mA			75		
17579133		f = 10 kHz, T _J = 25°C, I _{OUT} = 100 mA			73		ı	
		f = 100 kH		, I _{OUT} = 100 mA		37		
		TPS79133	$I_{OUT} = 100 \text{ mA}, T_J = 25$	5°C		50		
V	Dropout voltago(3)	173/8133	I _{OUT} = 100 mA				90	m\/
V_{DO}	Dropout voltage ⁽³⁾	TDS70147	I _{OUT} = 100 mA, T _J = 25°C			38		mV
		TPS79147	I _{OUT} = 100 mA				70	

⁽¹⁾ The minimum V_{IN} operating voltage is 2.7 V or V_{OUT(typ)} + 1 V, whichever is greater. The maximum V_{IN} voltage is 5.5 V. The maximum output current is 100 mA.

(2) If V_{OUT} ≤ 1.8 V then V_{INmin} = 2.7 V and V_{INmax} = 5.5 V.

(3) Equals V_{IN} voltage – V_{OUT}(typ) – 100 mV; the TPS79118 dropout voltage is limited by the minimum input voltage range limitations.

Copyright © 2001–2018, Texas Instruments Incorporated

STRUMENTS

6.6 Typical Characteristics

at $T_J = 25^{\circ}C$, $V_{IN} = V_{OUT(typ)} + 1$ V, $I_{OUT} = 1$ mA, EN = 0 V, $C_{OUT} = 10$ μF , and $C_{BYPASS} = 0.01$ μF (unless otherwise noted)




Figure 1. TPS79118 Output Voltage vs Output Current




Figure 2. TPS79133 Output Voltage vs Output Current




Figure 3. TPS79118 Output Voltage vs **Junction Temperature**




Figure 4. TPS79133 Output Voltage vs **Junction Temperature**





Figure 5. TPS79133 Ground Current vs **Junction Temperature**




 V_{IN} = 2.8 V, C_{OUT} = 1 $\mu F,~C_{BYPASS}$ = 0.1 μF

Figure 6. TPS79118 Output Spectral Noise Density vs Frequency



Typical Characteristics (continued)

at $T_J = 25$ °C, $V_{IN} = V_{OUT(typ)} + 1$ V, $I_{OUT} = 1$ mA, EN = 0 V, $C_{OUT} = 10$ μ F, and $C_{BYPASS} = 0.01$ μ F (unless otherwise noted)



 $V_{IN} = 2.8 \text{ V}, C_{OUT} = 10 \mu\text{F}, C_{BYPASS} = 0.1 \mu\text{F}$

Figure 7. TPS79118 Output Spectral Noise Density vs Frequency







Figure 8. TPS79118 Output Spectral Noise Density vs Frequency





 V_{IN} = 4.3 V, C_{OUT} = 10 μ F, C_{BYPASS} = 0.1 μ F







Figure 11. TPS79133 Output Spectral Noise Density vs Frequency






Figure 12. Root Mean Squared Output Noise vs **Bypass Capacitance**

STRUMENTS

Typical Characteristics (continued)

 $\underline{\text{at T}_{\text{J}} = 25^{\circ}\text{C}, \ V_{\text{IN}} = V_{\text{OUT}(\text{typ})} + 1 \ \text{V}, \ I_{\text{OUT}} = 1 \ \text{mA}, \ \text{EN} = 0 \ \text{V}, \ C_{\text{OUT}} = 10 \ \mu\text{F}, \ \text{and} \ C_{\text{BYPASS}} = 0.01 \ \mu\text{F} \ \text{(unless otherwise noted)} }$




Figure 13. TPS79133 Output Impedance vs Frequency




Figure 14. TPS79133 Dropout Voltage vs Junction Temperature




Figure 15. TPS79133 Dropout Voltage vs Output Current




Figure 16. TPS79101 Dropout Voltage vs Input Voltage




Figure 17. Minimum Required Input Voltage vs **Output Voltage**





Figure 18. TPS79118 Ripple Rejection vs Frequency




Typical Characteristics (continued)

at $T_J = 25^{\circ}C$, $V_{IN} = V_{OUT(typ)} + 1$ V, $I_{OUT} = 1$ mA, EN = 0 V, $C_{OUT} = 10$ μF , and $C_{BYPASS} = 0.01$ μF (unless otherwise noted)



 $V_{IN} = 2.8 \text{ V}, C_{OUT} = 1 \mu\text{F}, C_{BYPASS} = 0.01 \mu\text{F}$



 $V_{IN} = 2.8 \text{ V}, C_{OUT} = 1 \mu\text{F}, C_{BYPASS} = 0.1 \mu\text{F}$

Figure 19. TPS79118 Ripple Rejection vs Frequency





Figure 20. TPS79118 Ripple Rejection vs Frequency



 V_{IN} = 4.3 V, C_{OUT} = 1 μ F, C_{BYPASS} = 0.01 μ F

Figure 21. TPS79133 Ripple Rejection vs Frequency





Figure 23. TPS79133 Ripple Rejection vs Frequency





 V_{IN} = 4.3 V, V_{OUT} = 3.3 V, I_{OUT} = 100 mA, C_{OUT} = 1 $\mu F,\, T_J$ = 25°C

Figure 24. TPS79133 Output Voltage, Enable Voltage vs Time (Start-Up)

STRUMENTS

Typical Characteristics (continued)

 $\underline{\text{at T}_{\text{J}} = 25^{\circ}\text{C}, \ V_{\text{IN}} = V_{\text{OUT}(\text{typ})} + 1 \ \text{V}, \ I_{\text{OUT}} = 1 \ \text{mA}, \ \text{EN} = 0 \ \text{V}, \ C_{\text{OUT}} = 10 \ \mu\text{F}, \ \text{and} \ C_{\text{BYPASS}} = 0.01 \ \mu\text{F} \ \text{(unless otherwise noted)}}$




Figure 25. TPS79118 Line Transient Response





Figure 26. TPS79118 Load Transit Response



 I_{OUT} = 100 mA, C_{OUT} = 1 $\mu F,~C_{BYPASS}$ = 0.01 $\mu F,$ $dv / dt = 0.4 V / m_s$




Figure 28. TPS79133 Load Transit Response





Figure 29. TPS79118 Typical Regions of Stability Equivalent Series Resistance (ESR) vs Output Current




 V_{IN} = 5.5 V, C_{OUT} = 1 μ F, T_J = -40°C to 125°C

Figure 30. TPS79118 Typical Regions of Stability Equivalent Series Resistance (ESR) vs Output Current



Typical Characteristics (continued)

at $T_J = 25^{\circ}C$, $V_{IN} = V_{OUT(typ)} + 1$ V, $I_{OUT} = 1$ mA, EN = 0 V, $C_{OUT} = 10$ μF , and $C_{BYPASS} = 0.01$ μF (unless otherwise noted)





7 Detailed Description

7.1 Overview

The TPS791 device is a high PSRR, ultra-low noise, 100-mA linear regulator (LDO). The fast start-up time and the excellent load and line transient behavior of this device qualify the TPS791 to be an ideal solution for signal RF and signal-chain applications.

7.2 Functional Block Diagrams




Figure 32. Functional Block Diagram: Adjustable Version




Figure 33. Functional Block Diagram: Fixed Version



7.3 Feature Description

7.3.1 Power Dissipation and Junction Temperature

Specified regulator operation is confirmed at a junction temperature of 125°C; restrict the maximum junction temperature to 125°C under normal operating conditions. This restriction limits the power dissipation the regulator can handle in any given application. To ensure the junction temperature is within acceptable limits, calculate the maximum allowable dissipation, $P_{D(max)}$, and the actual dissipation, P_D , which must be less than or equal to $P_{D(max)}$.

The maximum-power-dissipation limit is determined using the following equation:

$$P_{D}(max) = \frac{T_{J}max - T_{A}}{R_{\theta JA}}$$

where

- T_Jmax is the maximum allowable junction temperature
- R_{θJA} is the thermal resistance junction-to-ambient for the package (see the *Thermal Information* table)

The regulator dissipation is calculated using:

$$P_{D} = (V_{IN} - V_{OUT}) \times I_{OUT}$$
 (2)

Power dissipation resulting from quiescent current is negligible. Excessive power dissipation triggers the thermal protection circuit.

7.3.2 Programming the TPS79101 Adjustable Regulator

The output voltage of the TPS79101 adjustable regulator is programmed using an external resistor divider; see Figure 32. The output voltage is calculated using:

$$V_{OUT} = VREF \times \left(1 + \frac{R1}{R2}\right)$$

where

Select resistors R1 and R2 for approximately a 50- μ A divider current. Lower value resistors can be used for improved noise performance, but the solution consumes more power. Avoid higher resistor values because leakage current into or out of FB across R1, R2 creates an offset voltage that artificially increases or decreases the feedback voltage and thus erroneously decreases or increases V_{OUT} . The recommended design procedure is to choose R2 = 30.1 k Ω to set the divider current at 50 μ A, C1 = 15 pF for stability, and then calculate R1 using:

$$R1 = \left(\frac{V_{OUT}}{VREF} - 1\right) \times R2$$
(4)


In order to improve the stability of the adjustable version, a small compensation capacitor is suggested to be placed between OUT and FB. For voltages < 1.8 V, the value of this capacitor must be 100 pF. For voltages > 1.8 V, the approximate value of this capacitor can be calculated as:

$$C1 = \frac{\left(3 \times 10^{-7}\right) \times \left(R1 + R2\right)}{\left(R1 \times R2\right)} \tag{5}$$



Feature Description (continued)

The table in Figure 34 shows the suggested value of this capacitor for several resistor ratios. If this capacitor is not used (such as in a unity-gain configuration) or if an output voltage < 1.8 V is chosen, then the minimum recommended output capacitor is $2.2 \, \mu F$ instead of $1 \, \mu F$.



OUTPUT VOLTAGE PROGRAMMING GUIDE

OUTPUT VOLTAGE	R1	R2	C1
2.5 V	31.6 kΩ	30.1 kΩ	22 pF
3.3 V	51 kΩ	30.1 kΩ	15 pF
3.6 V	59 kΩ	30.1 kΩ	15 pF

Figure 34. TPS79101 Adjustable LDO Regulator Programming

7.3.3 Regulator Protection

The TPS791 PMOS-pass transistor has a built-in back diode that conducts reverse current when the input voltage drops below the output voltage (for example, during power-down). Current is conducted from the output to the input and is not internally limited. If extended reverse voltage operation is anticipated, external limiting may be appropriate.

The TPS791 features internal current limiting and thermal protection. During normal operation, the TPS791 limits output current to approximately 400 mA. When current limiting engages, the output voltage scales back linearly until the overcurrent condition ends. Although current limiting is designed to prevent gross device failure, care must be taken not to exceed the power dissipation ratings of the package or the absolute maximum voltage ratings of the device. If the temperature of the device exceeds approximately 165°C, thermal-protection circuitry shuts the device down. When the device cools down to below approximately 140°C, regulator operation resumes.



7.4 Device Functional Modes

7.4.1 Normal Operation

The device regulates to the nominal output voltage under the following conditions:

- The input voltage is at least as high as the |V_{IN(min)}|
- The input voltage magnitude is greater than the nominal output voltage magnitude added to the dropout voltage
- |V_{EN}| < low-level enable pin input voltage (0.7 V)
- · The output current is less than the current limit
- The device junction temperature is less than the maximum specified junction temperature

7.4.2 Dropout Operation

If the input voltage magnitude is lower than the nominal output voltage magnitude plus the specified dropout voltage magnitude, but all other conditions are met for normal operation, the device operates in dropout mode. In this mode of operation, the output voltage magnitude is the same as the input voltage magnitude minus the dropout voltage magnitude. The transient performance of the device is significantly degraded because the pass device (such as a bipolar junction transistor, or BJT) is in saturation and no longer controls the current through the LDO. Line or load transients in dropout can result in large output voltage deviations.

7.4.3 Disabled

The device is disabled under the following conditions:

- $|V_{EN}|$ > high-level enable pin input voltage (2 V)
- The device junction temperature is greater than the thermal shutdown temperature

Table 1 shows the conditions that lead to the different modes of operation.

Table 1. Device Functional Mode Comparison

OPERATING MODE	PARAMETER				
OPERATING MODE	V _{IN}	V _{EN}	I _{OUT}	T_J	
Normal mode	$ V_{IN} > \{ V_{OUT(nom)} + V_{DO} , V_{IN(min)} \}$	V _{EN} < 0.7 V	I _{OUT} < I _{CL}	T _J < 125°C	
Dropout mode	$ V_{IN(min)} < V_{IN} < V_{OUT(nom)} + V_{DO} $	$ V_{EN} < 0.7 \text{ V}$	_	T _J < 125°C	
Disabled mode (any true condition disables the device)	_	V _{EN} > 2 V		T _J > 170°C	

Product Folder Links: TPS791

8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The TPS791 low-dropout (LDO) regulator is optimized for use in noise-sensitive battery-operated equipment. The device features extremely low dropout voltages, high PSRR, ultralow output noise, low quiescent current (170 µA typically), and an active-low, enable input to reduce supply currents to less than 1 µA when the regulator is turned off.

8.1.1 External Capacitor Requirements

A 0.1-µF or larger ceramic input bypass capacitor, connected between IN and GND and located close to the TPS791, is required for stability and to improve transient response, noise rejection, and ripple rejection. A higher-value electrolytic input capacitor may be necessary if large, fast-rise-time load transients are anticipated and the device is located several inches from the power source.


Like all low dropout regulators, the TPS791 requires an output capacitor connected between OUT and GND to stabilize the internal control loop. The minimum recommended capacitance is 1 μ F. Any 1- μ F or larger ceramic capacitor is suitable. The device is also stable with a 0.47- μ F ceramic capacitor with at least 75 m Ω of ESR.

The internal voltage reference is a key source of noise in an LDO regulator. The TPS791 has a BYPASS pin that is connected to the voltage reference through a 250-k Ω internal resistor. The 250-k Ω internal resistor, in conjunction with an external bypass capacitor connected to the BYPASS pin, creates a low-pass filter to reduce the voltage reference noise and, therefore, the noise at the regulator output. In order for the regulator to operate properly, the current flow out of the BYPASS pin must be at a minimum because any leakage current creates an IR drop across the internal resistor thus creating an output error. Therefore, the bypass capacitor must have minimal leakage current.

For example, the TPS79118 exhibits approximately 15 μV_{RMS} of output voltage noise using a 0.1- μF ceramic bypass capacitor and a 1- μF ceramic output capacitor. The output starts up slower as the bypass capacitance increases because of the RC time constant at the bypass pin that is created by the internal 250- $k\Omega$ resistor and external capacitor.

8.2 Typical Application

Figure 35 shows a typical application circuit.



Copyright © 2018, Texas Instruments Incorporated

Figure 35. Typical Application Circuit

Product Folder Links: TPS791



Typical Application (continued)

8.2.1 Design Requirements

Table 2 shows the parameters used for this design example.


Table 2. Design Parameters

PARAMETER	DESIGN REQUIREMENT
Input voltage	4.3 V to 3.5 V (Lithium Ion battery)
Output voltage	3.3 V
DC output current	10 mA
Peak output current	100 mA
Maximum ambient temperature	60°C

8.2.2 Detailed Design Procedure

Select the desired output voltage option. An input capacitor of 0.1 μF is used because the battery is connected to the input through a via and a short 10-mil (0.01-in) trace. An output capacitor of 1 mF is used in this design example. A smaller size output capacitor can be used up to a minimum of 1 μF to stabilize the internal control loop.

8.2.3 Application Curves






Figure 37. TPS79133 Output Voltage, Enable Voltage vs Time (Start-Up)

8.3 Do's and Don'ts

Do place at least one, low-ESR, $1-\mu F$ capacitor as close as possible between the OUT pin of the regulator and the GND pin.

Do place at least one, low-ESR, 0.1-μF capacitor as close as possible between the IN pin of the regulator and the GND pin.

Do provide adequate thermal paths away from the device.

Do not place the input or output capacitor more than 10 mm away from the regulator.

Do not exceed the absolute maximum ratings.

Do not float the Enable (EN) pin.

Do not resistively or inductively load the BYPASS pin.

Do not let the output voltage get more than 0.3 V above the input voltage.



9 Power Supply Recommendations

This device is designed to operate from an input voltage supply range from 2.7 V to 5.5 V. The input voltage range must provide adequate headroom in order for the device to have a regulated output. This input supply must be well-regulated and stable. A 0.1-µF input capacitor is required for stability; if the input supply is noisy, additional input capacitors with low ESR can help improve the output noise performance.

10 Layout

10.1 Layout Guidelines

Layout is a critical part of good power-supply design. There are several signal paths that conduct fast-changing currents or voltages that can interact with stray inductance or parasitic capacitance to generate noise or degrade the power-supply performance. To help eliminate these problems, bypass the IN pin to ground with a low ESR ceramic bypass capacitor with an X5R or X7R dielectric.


Equivalent series inductance (ESL) and equivalent series resistance (ESR) must be minimized to maximize performance and ensure stability. Every capacitor (C_{IN} , C_{OUT} , C_{BYPASS} , and C_1) must be placed as close as possible to the device and on the same side of the PCB as the regulator itself.

Do not place any capacitors on the opposite side of the PCB from where the regulator is installed. The use of vias and long traces is strongly discouraged because these circuits can impact system performance negatively, and even cause instability.

10.1.1 Board Layout Recommendation to Improve PSRR and Noise Performance

To improve ac measurements such as PSRR, output noise, and transient response, TI recommends that the board be designed with separate ground planes for V_{IN} and V_{OUT} , with each ground plane connected only at the ground pin of the device. In addition, connect the ground connection for the bypass capacitor directly to the ground pin of the device.

10.2 Layout Example



(1) The EN pin is active low.

Figure 38. Layout Example (6-Pin DBV Package)



11 Device and Documentation Support

11.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.3 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

11.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2001–2018, Texas Instruments Incorporated





24-Aug-2018

PACKAGING INFORMATION

Orderable Device	Status	Package Type	_	Pins	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TPS79101DBVR	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PEUI	Samples
TPS79101DBVRG4	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PEUI	Samples
TPS79101DBVT	ACTIVE	SOT-23	DBV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PEUI	Samples
TPS79118DBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PERI	Samples
TPS79118DBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PERI	Samples
TPS79118DBVTG4	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PERI	Samples
TPS79133DBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PESI	Samples
TPS79133DBVRG4	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PESI	Samples
TPS79133DBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PESI	Samples
TPS79147DBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PETI	Samples
TPS79147DBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PETI	Samples
TPS79147DBVTG4	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PETI	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".



PACKAGE OPTION ADDENDUM

24-Aug-2018

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TPS791:

Automotive: TPS791-Q1

NOTE: Qualified Version Definitions:

Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

PACKAGE MATERIALS INFORMATION

www.ti.com 20-Oct-2017

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS79101DBVR	SOT-23	DBV	6	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS79101DBVT	SOT-23	DBV	6	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS79118DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS79118DBVT	SOT-23	DBV	5	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS79133DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS79133DBVT	SOT-23	DBV	5	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS79147DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TPS79147DBVT	SOT-23	DBV	5	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3

www.ti.com 20-Oct-2017



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS79101DBVR	SOT-23	DBV	6	3000	180.0	180.0	18.0
TPS79101DBVT	SOT-23	DBV	6	250	180.0	180.0	18.0
TPS79118DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TPS79118DBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
TPS79133DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TPS79133DBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
TPS79147DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TPS79147DBVT	SOT-23	DBV	5	250	180.0	180.0	18.0





NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.

- 4. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation. 5. Refernce JEDEC MO-178.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.







NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
 3. Refernce JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.





NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)



^{7.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

^{8.} Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated