2.5V / 3.3V Differential 2:1 Mux Input to 1:6 LVPECL Clock/Data Fanout Buffer / Translator

Multi-Level Inputs w/ Internal Termination

Description

The NB7L585 is a differential 1:6 LVPECL Clock/Data distribution chip featuring a 2:1 Clock/Data input multiplexer with an input select pin. The INx/\overline{INx} inputs incorporate internal 50 Ω termination resistors and will accept LVPECL, CML, or LVDS logic levels.

The NB7L585 produces six identical output copies of Clock or Data operating up to 5 GHz or 8 Gb/s, respectively. As such, NB7L585 is ideal for SONET, GigE, Fiber Channel, Backplane and other Clock/Data distribution applications.

The NB7L585 is powered with either 2.5 V or 3.3 V supply and is offered in a low profile 5mm x 5mm 32–pin QFN package.

Application notes, models, and support documentation are available at www.onsemi.com.

The NB7L585 is a member of the GigaComm $^{\text{\tiny TM}}$ family of high performance clock products.

Features

- Maximum Input Data Rate > 8 Gb/s
- Data Dependent Jitter < 15 ps
- Maximum Input Clock Frequency > 5 GHz
- Random Clock Jitter < 0.8 ps RMS
- Low Skew 1:6 LVPECL Outputs, 20 ps max
- 2:1 Multi-Level Mux Inputs
- 175 ps Typical Propagation Delay
- 55 ps Typical Rise and Fall Times
- Differential LVPECL Outputs, 800 mV peak-to-peak, typical
- Operating Range: $V_{CC} = 2.375 \text{ V}$ to 3.6 V with GND = 0 V
- Internal 50 Ω Input Termination Resistors
- VREFAC Reference Output
- QFN-32 Package, 5mm x 5mm
- -40°C to +85°C Ambient Operating Temperature
- These Devices are Pb-Free and are RoHS Compliant



ON Semiconductor®

http://onsemi.com



QFN32 MN SUFFIX CASE 488AM

DIAGRAM

1 NB7L
585
AWLYYWW*

MARKING

A = Assembly Location WL = Wafer Lot

YY = Year
WW = Work Week
Pb-Free Package

(Note: Microdot may be in either location)




Figure 1. Simplified Block Diagram

ORDERING INFORMATION

See detailed ordering and shipping information on page 8 of this data sheet.




Figure 2. Pinout: QFN-32 (Top View)

Table 1. INPUT SELECT FUNCTION TABLE

| Ī | SEL* | CLK Input Selected |
|---|------|--------------------|
| Ī | 0 | INO |
| Î | 1 | IN1 |

^{*}Defaults HIGH when left open.

Table 2. PIN DESCRIPTION

| Pin Number | Pin Name | I/O | Pin Description | |
|--|--|----------------------------|--|--|
| 1,4 5,8 | IN0, <u>IN0</u> IN1, <u>IN1</u> | LVPECL, CML, LVDS Input | Non-inverted, Inverted, Differential Data Inputs internally biased to V _{CC} /2 | |
| 2,6 | VT0, VT1 | | Internal 100 Ω Center–tapped Termination Pin for IN0 / IN0 and IN1 / IN1 | |
| 31 | SEL | LVTTL/LVCMOS Input | Input Select pin; LOW for IN0 Inputs, HIGH for IN1 Inputs; defaults HIGH when left open | |
| 10 | NC | - | No Connect | |
| 11, 16, 18 23, 25, 30 | V _{CC} | - | Positive Supply Voltage. All V_{CC} pins must be connected to the positive power supply for correct DC and AC operation. | |
| 29, 28 27, 26 22, 21 20, 19 15, 14 13, 12 | Q0, Q0 Q1, Q1 Q2, Q2 Q3, Q3 Q4, Q4 Q5, Q5 | LVPECL Output | Non-inverted, Inverted Differential Outputs Note 1. | |
| 9, 17, 24, 32 | GND | | Negative Supply Voltage, connected to Ground | |
| 3 7 | VREFAC0 VREFAC1 | - | Output Voltage Reference for Capacitor–Coupled Inputs | |
| - | EP | - | The Exposed Pad (EP) on the QFN-32 package bottom is thermally connected to die for improved heat transfer out of package. The exposed pad must be attached heat-sinking conduit. The pad is electrically connected to the die, and must be electrically and thermally connected to GND on the PC board. | |

In the differential configuration when the input termination pins (VT0, VT1) are connected to a common termination voltage or left open, and if no signal is applied on INn/INn input, then the device will be susceptible to self–oscillation.

2. All V_{CC} and GND pins must be externally connected to a power supply for proper operation.

Table 3. ATTRIBUTES

| Characterist | Value | | | | |
|--|--|----------------------|--|--|--|
| ESD Protection | SD Protection Human Body Model Machine Model | | | | |
| R _{PU} – SEL Input Pullup Resistor | | 75 kΩ | | | |
| Moisture Sensitivity (Note 3) | QFN-32 | Level 1 | | | |
| Flammability Rating | Oxygen Index: 28 to 34 | UL 94 V-0 @ 0.125 in | | | |
| Transistor Count | | 288 | | | |
| Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test | | | | | |

^{3.} For additional information, see Application Note AND8003/D.

Table 4. MAXIMUM RATINGS

| Symbol | Parameter | Condition 1 | Condition 2 | Rating | Unit |
|---------------------|--|---------------------|----------------|------------------------------|------|
| V _{CC} | Positive Power Supply | GND = 0 V | | +4.0 | V |
| V _{IO} | Input/Output Voltage | GND = 0 V | | -0.5 to V _{CC} +0.5 | V |
| V _{INPP} | Differential Input Voltage IN – IN | | | 1.89 | V |
| I _{IN} | Input Current Through R _T (50 Ω Resistor) | | | ±40 | mA |
| l _{out} | Output Current | Continuous Surge | | 50 100 | mA |
| I _{VREFAC} | VREFAC Sink or Source Current | | | ± 1.5 | mA |
| T _A | Operating Temperature Range | | | -40 to +85 | °C |
| T _{stg} | Storage Temperature Range | | | -65 to +150 | °C |
| $\theta_{\sf JA}$ | Thermal Resistance (Junction-to-Ambient) (Note 4) | 0 lfpm 500 lfpm | QFN32 QFN32 | 31 27 | °C/W |
| $\theta_{\sf JC}$ | Thermal Resistance (Junction-to-Case) (Note 4) | | QFN32 | 12 | °C/W |
| T _{sol} | Wave Solder | | | 265 | °C |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

4. JEDEC standard multilayer board – 2S2P (2 signal, 2 power) with 8 filled thermal vias under exposed pad.

Table 5. DC CHARACTERISTICS POSITIVE LVPECL OUTPUT $V_{CC} = 2.375$ V to 3.6 V; GND = 0 V; $T_A = -40$ °C to 85°C (Note 5)

| Symbol | Characteristic | Min | Тур | Max | Unit |
|--------------------|---|--|------------------------|--|------|
| POWER S | UPPLY | • | • | | |
| V _{CC} | Power Supply Voltage $ \begin{array}{c} V_{CC} = 3.3 V \\ V_{CC} = 2.5 V \end{array} $ | 3.0 2.375 | 3.3 2.5 | 3.6 2.625 | V |
| I _{CC} | Power Supply Current (Inputs and Outputs Open) | | 185 | 225 | mA |
| LVPECL C | Dutputs | • | • | | |
| V _{OH} | Output HIGH Voltage (Note 6) | V _{CC} – 1145 2155 1355 | | V _{CC} - 800 2500 1700 | mV |
| V _{OL} | Output LOW Voltage (Note 6) $ \begin{array}{c} V_{CC} = 3.3 \ V \\ V_{CC} = 2.5 \ V \end{array} $ | V _{CC} - 2000 1300 500 | | V _{CC} – 1500 1800 1000 | mV |
| DIFFEREN | NTIAL CLOCK INPUTS DRIVEN SINGLE-ENDED (Note 7) (Figures : | 5 & 6) | • | | |
| V _{IH} | Single-ended Input HIGH Voltage | V _{th} + 100 | | V _{CC} | mV |
| V _{IL} | Single-ended Input LOW Voltage | GND | | V _{th} – 100 | mV |
| V _{th} | Input Threshold Reference Voltage Range (Note 8) | 1100 | | V _{CC} -100 | mV |
| V _{ISE} | Single-ended Input Voltage (V _{IH} - V _{IL}) | 200 | | 1200 | mV |
| VREFACx | (for Capacitor- Coupled Inputs, Only) | | | | |
| V _{REFAC} | Output Reference Voltage @100 µA for Capacitor– Coupled Inputs, Only | V _{CC} – 1500 | V _{CC} – 1200 | V _{CC} – 1000 | mV |
| DIFFEREN | NTIAL INPUTS DRIVEN DIFFERENTIALLY (Figures 7 & 8) (Note 9) | | • | | |
| V _{IHD} | Differential Input HIGH Voltage (IN, IN) | 1200 | | V _{CC} | mV |
| V _{ILD} | Differential Input LOW Voltage (IN , IN) | GND | | V _{IHD} – 100 | mV |
| V _{ID} | Differential Input Voltage (IN , $\overline{\text{IN}}$) (V _{IHD} – V _{ILD}) | 100 | | 1200 | mV |
| V_{CMR} | Input Common Mode Range (Differential Configuration, Note 10) (Figure 9) | | | V _{CC} – 50 | mV |
| I _{IH} | Input HIGH Current IN/IN (VTIN/VTIN Open) | -150 | | 150 | μΑ |
| I _{IL} | Input LOW Current IN/IN (VTIN/VTIN Open) | -150 | | 150 | μΑ |
| CONTROL | INPUT (SEL Pin) | | | | |
| V _{IH} | Input HIGH Voltage for Control Pin | 2.0 | | V _{CC} | mV |
| V _{IL} | Input LOW Voltage for Control Pin | GND | | 0.8 | mV |
| I _{IH} | Input HIGH Current | -150 | | 150 | μΑ |
| I _{IL} | Input LOW Current | -150 | _ | 150 | μΑ |
| TERMINA | TION RESISTORS | | | | |
| R _{TIN} | Internal Input Termination Resistor (Measured from INx to VTx) | 45 | 50 | 55 | Ω |
| | | | | | |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

- 5. Input and output parameters vary 1:1 with V_{CC} .
 6. LVPECL outputs (Qn/Qn) loaded with 50 Ω to V_{CC} 2 V for proper operation.

- V_{th}, V_{IH}, V_{IL}, and V_{ISE} parameters must be complied with simultaneously.
 V_{th} is applied to the complementary input when operating in single–ended mode.
 V_{IHD}, V_{ILD}, V_{ID} and V_{CMR} parameters must be complied with simultaneously.
 V_{CMR} min varies 1:1 with GND, V_{CMR} max varies 1:1 with V_{CC}. The V_{CMR} range is referenced to the most positive side of the differential input signal.

Table 6. AC CHARACTERISTICS $V_{CC} = 2.375 \text{ V}$ to 3.6 V; GND = 0 V; $T_A = -40^{\circ}\text{C}$ to 85°C (Note 11)

| Symbol | Characteristic | | | Тур | Max | Unit |
|--|--|--|------------|--|------------|--------------------|
| f _{MAX} | Maximum Input Clock Frequency; V _{OUTpp} ≥ 400 mV | | | 7 | | GHz |
| f _{DATAMAX} | Maximum Operating Data Rate (PRBS23) | | 8 | 10 | | Gbps |
| f _{SEL} | Maximum Toggle Frequency, SEL | | 1.0 | 1.5 | | GHz |
| V_{OUTpp} | Output Voltage Amplitude (@ V _{INPPmin}) (Note 12) (Figures 8 and 10) | f _{in} ≤ 4 GHz f _{in} ≤ 5 GHz | 550 400 | 800 650 | | mV |
| t _{PLH} , t _{PHL} | Propagation Delay to Differential Outputs, @ 1 GHz, measured at differential crosspoint | IN/IN to Q/Q SEL to Q | 125 75 | 175 200 | 250 300 | ps |
| t _{PLH} TC | Propagation Delay Temperature Coefficient | | | 50 | | Δfs/°C |
| tskew | Output – Output skew (within device) (Note 13) Device – Device skew (tpd max – tpdmin) | | | | 20 100 | ps |
| t _{DC} | Output Clock Duty Cycle (Reference Duty Cycle = 50%) | $f_{in} \leq 5.0 \text{ GHz}$ | 45 | 50 | 55 | % |
| Φ_{N} | Phase Noise, f _{in} = 1 GHz 10 kHz 100 kHz 1 MHz 10 MHz 20 MHz 40 MHz | | | -135 -137 -149 -150 -150 -151 | | dBc |
| t _{∫ΦN} | Integrated Phase Jitter (Figure x) fin = 1 GHz, 12 kHz - 20 MHz Offset (RMS) | | | 36 | | fs |
| ^t JITTER | RJ – Output Random Jitter (Note 14) DJ – Residual Output Deterministic Jitter (Note 15) | f _{in} ≤ 5.0 GHz ≤ 8 Gbps | | 0.2 5 | 0.8 15 | ps rms ps pk-pk |
| | Crosstalk Induced Jitter (Adjacent Channel) (Note 17) | | | | 0.7 | psRMS |
| V _{INPP} | Input Voltage Swing (Differential Configuration) (Note 16) | | | | 1200 | mV |
| t _{r,} , t _f | Output Rise/Fall Times @ 1 GHz (20% – 80%), Q, Q | | | 55 | 85 | ps |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

- 11. Measured using a 400 mV pk-pk source, 50% duty cycle clock source. All output loading with external 50 Ω to V_{CC} 2 V. Input edge rates 40 ps (20% 80%).
- 12. Output voltage swing is a single-ended measurement operating in differential mode.
- 13. Skew is measured between outputs under identical transitions and conditions. Duty cycle skew is defined only for differential operation when the delays are measured from cross–point of the inputs to the crosspoint of the outputs.
- 14. Additive RMS jitter with 50% duty cycle clock signal.
- 15. Additive Peak-to-Peak data dependent jitter with input NRZ data at PRBS23.
- 16. Input voltage swing is a single-ended measurement operating in differential mode.
- 17. Crosstalk is measured at the output while applying two similar clock frequencies that are asynchronous with respect to each other at the inputs.




Figure 3. Clock Output Voltage Amplitude (V_{OUTpp}) vs. Input Frequency (f_{in}) at Ambient Temperature (Typical)




Figure 4. Input Structure




Figure 5. Differential Input Driven Single-Ended




Figure 6. V_{th} Diagram




Figure 7. Differential Inputs Driven Differentially




Figure 8. Differential Inputs Driven Differentially




Figure 9. VCMR Diagram




Figure 10. AC Reference Measurement




Figure 11. SEL to Qx Timing Diagram




Figure 12. LVPECL Interface




Figure 13. LVDS Interface




Figure 14. Standard 50 Ω Load CML Interface




Figure 15. Capacitor–Coupled Differential Interface (V_T Connected to V_{REFAC})

*VREFAC bypassed to ground with a 0.01 μF capacitor.





Figure 16. Typical Termination for Output Driver and Device Evaluation (See Application Note AND8020/D – Termination of ECL Logic Devices.)

DEVICE ORDERING INFORMATION

| Device | Package | Shipping [†] |
|--------------|---------------------|-----------------------|
| NB7L585MNG | QFN-32 (Pb-Free) | 74 Units / Rail |
| NB7L585MNR4G | QFN-32 (Pb-Free) | 1000 / Tape & Reel |
| NB7L585MNTWG | QFN-32 (Pb-Free) | 1000 / Tape & Reel |

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

PACKAGE DIMENSIONS



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

GigaComm is a trademark of Semiconductor Component Industries, LLC (SCILLC).

ON Semiconductor and the unarregistered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada

Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free

Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81–3–5817–1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

ON Semiconductor:

NB7L585MNG NB7L585MNR4G NB7L585MNTWG