

SNOSAW0D - JANUARY 2007 - REVISED MAY 2013

# LMH6733 Single Supply, 1.0 GHz, Triple Operational Amplifier

Check for Samples: LMH6733

### FEATURES

- Supply Range 3 to 12V Single Supply
- Supply Range ±1.5V to ±6V Split Supply
- 1.0 GHz -3 dB Small Signal Bandwidth -  $(A_V = \pm 1, V_S = \pm 5V)$
- 650 MHz −3 dB Small Signal Bandwidth
   (A<sub>V</sub> = +2, V<sub>S</sub> = 5V)
- Low Supply Current (5.5 mA per op Amp,  $V_S = 5V$ )
- 2.1 nV/VHz Input Noise Voltage
- 3750 V/µs Slew Rate
- 70 mA Linear Output Current
- CMIR and Output Swing to 1V from Each Supply Rail

## **APPLICATIONS**

- HDTV Component Video Driver
- High Resolution Projectors
- Flash A/D Driver
- D/A Transimpedance Buffer
- Wide Dynamic Range IF Amp
- Radar/Communication Receivers
- DDS Post-Amps
- Wideband Inverting Summer
- Line Driver

## DESCRIPTION

The LMH6733 is a triple, wideband, operational amplifier designed specifically for use where high speed and low power are required. Input voltage range and output voltage swing are optimized for operation on supplies as low as 3V and up to ±6V. Benefiting from TI's current feedback architecture, the LMH6733 offers a gain range of ±1 to ±10 while providing stable operation without external compensation, even at unity gain. These amplifiers provide 650 MHz small signal bandwidth at a gain of 2 V/V, a low 2.1 nV/VHz input referred noise and only consume 5.5 mA (per amplifier) from a single 5V supply.

The LMH6733 is offered in a 16-Pin SSOP package with flow through pinout for ease of layout and is also pin compatible with the LMH6738. Each amplifier has an individual shutdown pin.

### **Connection Diagram**




Figure 1. 16-Pin SSOP Package See Package Number DBQ0016A

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.

## LMH6733

#### SNOSAW0D-JANUARY 2007-REVISED MAY 2013

TEXAS INSTRUMENTS

www.ti.com



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### Absolute Maximum Ratings (1)(2)

ESD Tolerance <sup>(3)</sup>	
Human Body Model	2000V
Machine Model	200V
Supply Voltage (V <sup>+</sup> - V <sup>-</sup> )	13.2V
lout	(4)
Common Mode Input Voltage	±V <sub>CC</sub>
Maximum Junction Temperature	+150°C
Storage Temperature Range	-65°C to +150°C
Soldering Information	
Infrared or Convection (20 sec.)	235°C
Wave Soldering (10 sec.)	260°C
Storage Temperature Range	-65°C to +150°C

(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not ensured. For ensured specifications, see the Electrical Characteristics tables.

(2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.

(3) Human Body Model, applicable std. MIL-STD-883, Method 3015.7. Machine Model, applicable std. JESD22-A115-A (ESD MM std. of JEDEC)Field-Induced Charge-Device Model, applicable std. JESD22-C101-C (ESD FICDM std. of JEDEC).

(4) The maximum output current (I<sub>OUT</sub>) is determined by device power dissipation limitations. See the Power Dissipation section of the Applications Information for more details.

## Operating Ratings <sup>(1)</sup>

Thermal Resistance							
Package	(θ <sub>JC</sub> )		(θ <sub>JA</sub> )				
16-Pin SSOP	36°C/W		120°C/W				
Temperature Range <sup>(2)</sup>	−40°C		+85°C				
Supply Voltage (V <sup>+</sup> - V <sup>-</sup> )	3V	to	12V				

(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not ensured. For ensured specifications, see the Electrical Characteristics tables.

(2) The maximum power dissipation is a function of  $T_{J(MAX)}$ ,  $\theta_{JA}$ . The maximum allowable power dissipation at any ambient temperature is  $P_D = (T_{J(MAX)} - T_A)/\theta_{JA}$ . All numbers apply for packages soldered directly onto a PC Board.

### 5V Electrical Characteristics <sup>(1)</sup>

 $A_V = +2$ ,  $V_{CC} = 5V$ ,  $R_L = 100\Omega$ ,  $R_F = 340\Omega$ ; unless otherwise specified.

Symbol	Parameter	Parameter Conditions		Тур	Max	Units
Frequency	Domain Performance					
UGBW	-3 dB Bandwidth	Unity Gain, V <sub>OUT</sub> = 200 mV <sub>PP</sub>		870		MHz
SSBW	-3 dB Bandwidth	$V_{OUT}$ = 200 m $V_{PP}$ , $R_L$ = 100 $\Omega$		650		
SSBW		$V_{OUT}$ = 200 m $V_{PP}$ , $R_L$ = 150 $\Omega$		685		MHz
LSBW		V <sub>OUT</sub> = 2 V <sub>PP</sub>		480		
0.1 dB BW	0.1 dB Gain Flatness	V <sub>OUT</sub> = 200 mV <sub>PP</sub>		320		MHz

(1) Electrical Table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that  $T_J = T_A$ . No specification of parametric performance is indicated in the electrical tables under conditions of internal self-heating where  $T_J > T_A$ .



SNOSAW0D - JANUARY 2007 - REVISED MAY 2013

www.ti.com

## 5V Electrical Characteristics <sup>(1)</sup> (continued)

 $A_V$  = +2,  $V_{CC}$  = 5V,  $R_L$  = 100 $\Omega$ ,  $R_F$  = 340 $\Omega$ ; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
Time Dom	nain Response			i		
TRS	Rise and Fall Time (10% to 90%)	2V Step		0.8		ns
SR	Slew Rate	2V Step		1900		V/µs
t <sub>s</sub>	Settling Time to 0.1%	2V Step		10		ns
t <sub>e</sub>	Enable Time	From Disable = Rising Edge		10		ns
t <sub>d</sub>	Disable Time	From Disable = Falling Edge		15		ns
Distortion		+	-+	••		•
HD2L	2 <sup>nd</sup> Harmonic Distortion	2 V <sub>PP</sub> , 10 MHz		-63		dBc
HD3L	3 <sup>rd</sup> Harmonic Distortion	2 V <sub>PP</sub> , 10 MHz		-73		dBc
Equivalen	t Input Noise		1	1 1		1
V <sub>N</sub>	Non-Inverting Voltage	>10 MHz		2.1		nV/√Hz
I <sub>CN</sub>	Inverting Current	>10 MHz		18.6		pA/√Hz
N <sub>CN</sub>	Non-Inverting Current	>10 MHz		26.9		pA/√Hz
Video Per	_	1	1	1 1		ı ·
DG	Differential Gain	4.43 MHz, R <sub>I</sub> = 150Ω		0.03		%
DP	Differential Phase	4.43 MHz, $R_{L} = 150\Omega$		0.025		deg
	Performance					
VIO	Input Offset Voltage <sup>(2)</sup>			0.4	2.0 <b>2.5</b>	mV
IBN	Input Bias Current <sup>(2)</sup>	Non-Inverting	16.7	28 <b>32</b>	μA	
IBI	Input Bias Current <sup>(2)</sup>	Inverting 1.0			17 <b>19</b>	μA
PSRR	Power Supply Rejection Ratio	+PSRR	59 <b>59</b>	61		15
		-PSRR	58 <b>57</b>	61		- dB
CMRR	Common Mode Rejection Ratio <sup>(2)</sup>		52 <b>51.5</b>	54.5		dB
XTLK	Crosstalk	Input Referred, f = 10 MHz, Drive Channels A,C Measure Channel B		-80		dB
I <sub>CC</sub>	Supply Current <sup>(2)</sup>	All Three Amps Enabled, No Load		16.7	18	mA
	Supply Current Disabled V <sup>+</sup>	R <sub>L</sub> = ∞		1.54	1.8	mA
	Supply Current Disabled V	R <sub>L</sub> = ∞		0.75	1.8	mA
Miscellan	eous Performance					÷
R <sub>IN</sub> +	Non-Inverting Input Resistance			200		kΩ
C <sub>IN</sub> +	Non-Inverting Input Capacitance			1		pF
R <sub>IN</sub> -	Inverting Input Impedance	Output Impedance of Input Buffer.		27		Ω
R <sub>O</sub>	Output Impedance	DC		0.05		Ω
Vo	Output Voltage Range <sup>(2)</sup>	$R_L = 100\Omega$	1.25-3.75 <b>1.3-3.7</b>	1.12-3.88		
		R <sub>L</sub> = ∞	1.11-3.89 <b>1.15-3.85</b>	1.03-3.97		- V
CMIR	Common Mode Input Range	CMRR > 40 dB	1.1-3.9 <b>1.2-3.8</b>	1.0–4.0		V
lo	Linear Output Current	$V_{IN} = 0V, V_{OUT} < \pm 42 \text{ mV}$	±50	±60		mA

Parameter 100% production tested at 25° C. (2)

The maximum output current ( $I_{OUT}$ ) is determined by device power dissipation limitations. See the Power Dissipation section of the Applications Information for more details. (3)

Copyright © 2007–2013, Texas Instruments Incorporated

TEXAS INSTRUMENTS

www.ti.com

## 5V Electrical Characteristics <sup>(1)</sup> (continued)

$A_V = +2, V_{CC} = 5V, R$	$= 1000 R_{-} = 2$		otherwise	specified
$A_V = +2, V_{CC} = 5V, R$	$_{1} = 10002, R_{F} = 3$	54012, uniess	otherwise	specifieu.

Symbol	Parameter	Parameter Conditions				Units
I <sub>SC</sub>	Short Circuit Current <sup>(4)</sup>	V <sub>IN</sub> = 2V Output Shorted to Ground		170		mA
I <sub>IH</sub>	Disable Pin Bias Current High	Disable Pin = V <sup>+</sup>		-72		μA
IIL	Disable Pin Bias Current Low	Disable Pin = 0V		-360		μA
V <sub>DMAX</sub>	Voltage for Disable	Disable Pin ≤ V <sub>DMAX</sub>		3.2		V
V <sub>DMIM</sub>	Voltage for Enable	Disable Pin ≥ V <sub>DMIN</sub>		3.6		V

(4) Short circuit current should be limited in duration to no more than 10 seconds. See the Power Dissipation section of the Application Section for more details.

## ±5V Electrical Characteristics <sup>(1)</sup>

 $A_V = +2$ ,  $V_{CC} = \pm 5V$ ,  $R_L = 100\Omega$ ,  $R_F = 383\Omega$ ; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
Frequency	Domain Performance	·	ľ			
UGBW	-3 dB Bandwidth	Unity Gain, V <sub>OUT</sub> = 200 mV <sub>PP</sub>		1000		MHz
SSBW	-3 dB Bandwidth	$V_{OUT} = 200 \text{ mV}_{PP}, R_{L} = 100\Omega$		830		
SSBW		$V_{OUT} = 200 \text{ mV}_{PP}, R_L = 150\Omega$		950		MHz
LSBW		V <sub>OUT</sub> = 2 V <sub>PP</sub>		600		
0.1 dB BW	0.1 dB Gain Flatness	$V_{OUT} = 200 \text{ mV}_{PP}$		350		MHz
Time Doma	ain Response					1
TRS	Rise and Fall Time	2V Step		0.7		
TRL	(10% to 90%)	5V Step		0.8		ns
SR	Slew Rate	4V Step		3750		V/µs
t <sub>s</sub>	Settling Time to 0.1%	2V Step		10		ns
t <sub>e</sub>	Enable Time	From Disable = Rising Edge		10		ns
t <sub>d</sub>	Disable Time	From Disable = Falling Edge		15		ns
Distortion						ł
HD2L	2 <sup>nd</sup> Harmonic Distortion	2 V <sub>PP</sub> , 10 MHz		-72		dBc
HD3L	3 <sup>rd</sup> Harmonic Distortion	2 V <sub>PP</sub> , 10 MHz		-63		dBc
Equivalent	Input Noise					
V <sub>N</sub>	Non-Inverting Voltage	>10 MHz		2.1		nV/√Hz
I <sub>CN</sub>	Inverting Current	>10 MHz		18.6		pA/√Hz
N <sub>CN</sub>	Non-Inverting Current	>10 MHz		26.9		pA/√Hz
Video Perf	ormance	-				1
DG	Differential Gain	4.43 MHz, R <sub>L</sub> = 150Ω		0.03		%
DP	Differential Phase	4.43 MHz, R <sub>L</sub> = 150Ω		0.03		Deg
Static, DC	Performance	+				
VIO	Input Offset Voltage (2)			0.6	2.2 <b>2.5</b>	mV
IBN	Input Bias Current <sup>(2)</sup>	Non-Inverting	-14 - <b>19</b>	3.5	19 <b>24</b>	μA
IBI	Input Bias Current <sup>(2)</sup>	Inverting 5		5	23 <b>26</b>	μA
PSRR	Power Supply Rejection Ratio	+PSRR	59	61.5		
	(2)	-PSRR	58	61		dB
CMRR	Common Mode Rejection Ratio <sup>(2)</sup>		53 <b>52.5</b>	55		dB

(1) Electrical Table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that  $T_J = T_A$ . No specification of parametric performance is indicated in the electrical tables under conditions of internal self-heating where  $T_J > T_A$ .

(2) Parameter 100% production tested at 25° C.

4 Submit Documentation Feedback



SNOSAW0D - JANUARY 2007 - REVISED MAY 2013

#### www.ti.com

## ±5V Electrical Characteristics <sup>(1)</sup> (continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
XTLK Crosstalk		Input Referred, f = 10 MHz, Drive Channels A,C Measure Channel B		-80		dB
I <sub>CC</sub>	Supply Current <sup>(2)</sup>	All Three Amps Enabled, No Load		19.5	20.8 <b>22.0</b>	mA
	Supply Current Disabled V <sup>+</sup>	R <sub>L</sub> = ∞		1.54	1.8	mA
	Supply Current Disabled V <sup>−</sup>	R <sub>L</sub> = ∞		0.75	1.8	mA
Miscellane	ous Performance					
R <sub>IN</sub> +	Non-Inverting Input Resistance			200		kΩ
C <sub>IN</sub> +	Non-Inverting Input Capacitance			1		pF
R <sub>IN</sub> -	Inverting Input Impedance	Output Impedance of Input Buffer		30		Ω
R <sub>O</sub>	Output Impedance	DC		0.05		Ω
Vo	Output Voltage Range <sup>(2)</sup>	R <sub>L</sub> = 100Ω	±3.55 <b>±3.5</b>	±3.7		V
		R <sub>L</sub> = ∞	±3.85	±4.0		
CMIR	Common Mode Input Range	CMRR > 43 dB	±3.9 <b>±3.8</b>	±4.0		V
lo	Linear Output Current	$V_{IN} = 0V, V_{OUT} < \pm 42 \text{ mV}$	70	±80		mA
I <sub>SC</sub>	Short Circuit Current <sup>(4)</sup>	V <sub>IN</sub> = 2V Output Shorted to Ground		237		mA
I <sub>IH</sub>	Disable Pin Bias Current High	Disable Pin = V <sup>+</sup>		-72		μA
IIL	Disable Pin Bias Current Low	e Pin Bias Current Low Disable Pin = 0V		-360		μA
V <sub>DMAX</sub>	Voltage for Disable	Disable Pin ≤ V <sub>DMAX</sub>		3.2		V
V <sub>DMIM</sub>	Voltage for Enable	Disable Pin ≥ V <sub>DMIN</sub>		3.6		V


The maximum output current (I<sub>OUT</sub>) is determined by device power dissipation limitations. See the Power Dissipation section of the Applications Information for more details. Short circuit current should be limited in duration to no more than 10 seconds. See the Power Dissipation section of the Application Section for more details. (3)

(4)

#### SNOSAW0D-JANUARY 2007-REVISED MAY 2013

TEXAS INSTRUMENTS

www.ti.com



6



1.2

0.8

0.4

0

-0.4

-0.8

-1.2 └ 0

-40

-50

-60

-70

-80

-90

-100

3

2

1 0

-1

-2

-3

-4

-5

-6∟ 10

NORMALIZED GAIN (dB)

DISTORTION (dBc)

5


Vout (V)

1000

5

1000


#### www.ti.com




SNOSAWOD-JANUARY 2007-REVISED MAY 2013

Texas Instruments

www.ti.com














Figure 16.


**Disabled Channel Isolation vs. Frequency** 









Closed Loop Output Impedance |Z|











#### **Typical Performance Characteristics (continued)**

#### SNOSAW0D-JANUARY 2007-REVISED MAY 2013

3

2

1

0

-1

-2

-3

-4

-5

-6

-7

-8

-9 L 10

3

2

1

0 -1

-2

-3

-4

-5

-6

-7

-8

-9 L 10

0

-1

-2

-3

-4

-5

-6

-7

-8

-9 ∟ 10


NORMALIZED GAIN (dB)

NORMALIZED GAIN (dB)

NORMALIZED GAIN (dB)


**NSTRUMENTS** www.ti.com

**Texas** 





#### SNOSAW0D - JANUARY 2007 - REVISED MAY 2013



Submit Documentation Feedback

TEXAS INSTRUMENTS

www.ti.com

SNOSAW0D-JANUARY 2007-REVISED MAY 2013

APPLICATION INFORMATION




Figure 34. Recommended Non-Inverting Gain Circuit




Figure 35. Recommended Inverting Gain Circuit

#### **General Information**

The LMH6733 is a high speed current feedback amplifier, optimized for very high speed and low distortion. The LMH6733 has no internal ground reference so single or split supply configurations are both equally useful.

#### **Feedback Resistor Selection**

One of the key benefits of a current feedback operational amplifier is the ability to maintain optimum frequency response independent of gain by using the appropriate values for the feedback resistor ( $R_F$ ). The Electrical Characteristics and Typical Performance plots specify an  $R_F$  of 340 $\Omega$ , a gain of +2 V/V and ±2.5V power supplies (unless otherwise specified). Generally, lowering  $R_F$  from its recommended value will peak the frequency response and extend the bandwidth while increasing the value of  $R_F$  will cause the frequency response to roll off faster. Reducing the value of  $R_F$  too far below its recommended value will cause overshoot, ringing and, eventually, oscillation.



SNOSAW0D - JANUARY 2007 - REVISED MAY 2013




Figure 36. Recommended R<sub>F</sub> vs. Gain

See Figure 36 for selecting a feedback resistor value for gains of  $\pm 1$  to  $\pm 10$ . Since each application is slightly different it is worth some experimentation to find the optimal  $R_F$  for a given circuit. In general a value of  $R_F$  that produces about 0.1 dB of peaking is the best compromise between stability and maximal bandwidth. Note that it is not possible to use a current feedback amplifier with the output shorted directly to the inverting input. The buffer configuration of the LMH6733 requires a 324 $\Omega$  feedback resistor for stable operation.

The LMH6733 has been optimized for high speed operation. As shown in Figure 36 the suggested value for  $R_F$  decreases for higher gains. Due to the impedance of the input buffer there is a practical limit for how small  $R_F$  can go, based on the lowest practical value of  $R_G$ . This limitation applies to both inverting and non-inverting configurations. For the LMH6733 the input resistance of the inverting input is approximately  $30\Omega$  and  $20\Omega$  is a practical (but not hard and fast) lower limit for  $R_G$ . The LMH6733 begins to operate in a gain bandwidth limited fashion in the region where  $R_G$  is nearly equal to the input buffer impedance. Note that the amplifier will operate with  $R_G$  values well below  $20\Omega$ , however results may be substantially different than predicted from ideal models. In particular the voltage potential between the inverting and non-inverting inputs cannot be expected to remain small.

Inverting gain applications that require impedance matched inputs may limit gain flexibility somewhat (especially if maximum bandwidth is required). The impedance seen by the source is  $R_G \parallel R_T$  ( $R_T$  is optional). The value of  $R_G$  is  $R_F$ /gain. Thus for an inverting gain of -5 V/V and an optimal value for  $R_F$  the input impedance is equal to 55 $\Omega$ . Using a termination resistor this can be brought down to match a 25 $\Omega$  source; however, a 150 $\Omega$  source cannot be matched. To match a 150 $\Omega$  source would require using a 1050 $\Omega$  feedback resistor and would result in reduced bandwidth.

For more information see Application Note OA-13 which describes the relationship between  $R_F$  and closed-loop frequency response for current feedback operational amplifiers. The value for the inverting input impedance for the LMH6733 is approximately 30 $\Omega$ . The LMH6733 is designed for optimum performance at gains of +1 to +10 V/V and -1 to -9 V/V. Higher gain configurations are still useful; however, the bandwidth will fall as gain is increased, much like a typical voltage feedback amplifier.

#### Active Filter

The choice of reactive components requires much attention when using any current feedback operational amplifier as an active filter. Reducing the feedback impedance, especially at higher frequencies, will almost certainly cause stability problems. Likewise capacitance on the inverting input should be avoided. See Application Notes OA-07 and OA-26 for more information on Active Filter applications for Current Feedback Op Amps.


When using the LMH6733 as a low pass filter the value of  $R_F$  can be substantially reduced from the value recommended in the  $R_F$  vs. Gain charts. The benefit of reducing  $R_F$  is increased gain at higher frequencies, which improves attenuation in the stop band. Stability problems are avoided because in the stop band additional device bandwidth is used to cancel the input signal rather than amplify it. The benefit of this change depends on the particulars of the circuit design. With a high pass filter configuration reducing  $R_F$  will likely result in device instability and is not recommended.

Copyright © 2007–2013, Texas Instruments Incorporated

SNOSAW0D-JANUARY 2007-REVISED MAY 2013



www.ti.com









Figure 38. Decoupling Capacitive Loads

### **Driving Capacitive Loads**

Capacitive output loading applications will benefit from the use of a series output resistor  $R_{OUT}$ . shows the use of a series output resistor,  $R_{OUT}$ , to stabilize the amplifier output under capacitive loading. Capacitive loads of 5 to 120 pF are the most critical, causing ringing, frequency response peaking and possible oscillation. The chart "Frequency Response vs. Capacitive Load" give a recommended value for selecting a series output resistor for mitigating capacitive loads. The values suggested in the charts are selected for .5 dB or less of peaking in the frequency response. This gives a good compromise between settling time and bandwidth. For applications where maximum frequency response is needed and some peaking is tolerable, the value of  $R_{OUT}$  can be reduced slightly from the recommended values.

### CAT5 High Definition Video Transmission

The LMH6733 can be used to send component 1080i High Definition (HD) video over CAT5 twisted-pairs. As shown Figure 39, the LMH6733 can be utilized to perform all three video transmitter, video receiver, and equalization circuitry. The equalization circuitry enhances the video signal to accomodate for the CAT5 attenuation over various cable lengths. Refer to application note AN-1822 for more details regarding this application.








Figure 40. AC Coupled Single Supply Video Amplifier

### **AC-Coupled Video**

The LMH6733 can be used as an AC-coupled single supply video amplifier for driving 75 $\Omega$  coax with a gain of 2. The input signal is nominally 0.7V or 1.0V for component YP<sub>R</sub>P<sub>B</sub> and RGB, depending on the presence of a sync. R<sub>1</sub>, R<sub>2</sub>, and R<sub>3</sub> simply set the input to the center of the input linear range while C<sub>IN</sub> AC couples the video onto the op amp's input.

As can be seen in , Figure 40 amplifier U1 is used in a positive gain configuration set for a closed loop gain of 2. The feedback resistor  $R_F$  is 340 $\Omega$ . The gain resistor is created from the parallel combination of  $R_G$  and  $R_4$ , giving a Thevenin equivalent of 340 $\Omega$  connected to 2.5V.

The 75 $\Omega$  back termination resistor R<sub>O</sub> divides the signal such that V<sub>OUT</sub> equals a buffered version of V<sub>IN</sub>. The back termination will eliminate any reflection of the signal that comes from the load. The input termination resistor, R<sub>T</sub>, is optional – it is used only if matching of the incoming line is necessary. In some applications, it is recommended that a small valued ceramic capacitor be used in parallel with C<sub>O</sub> which is itself electrolytic because of its rather large value. The ceramic cap will tend to shunt the inductive behavior of this electrolytic cap, C<sub>O</sub>, at higher frequencies for an improved overall, low-impedance output.

#### **Inverting Input Parasitic Capacitance**

Parasitic capacitance is any capacitance in a circuit that was not intentionally added. It comes about from electrical interaction between conductors. Parasitic capacitance can be reduced but never entirely eliminated. Most parasitic capacitances that cause problems are related to board layout or lack of termination on transmission lines. Please see the section on Layout Considerations for hints on reducing problems due to parasitic capacitances on board traces. Transmission lines should be terminated in their characteristic impedance at both ends.

Copyright © 2007–2013, Texas Instruments Incorporated

SNOSAW0D-JANUARY 2007-REVISED MAY 2013



www.ti.com

High speed amplifiers are sensitive to capacitance between the inverting input and ground or power supplies. This shows up as gain peaking at high frequency. The capacitor raises device gain at high frequencies by making  $R_G$  appear smaller. Capacitive output loading will exaggerate this effect. In general, avoid introducing unnecessary parasitic capacitance at both the inverting input and the output.

One possible remedy for this effect is to slightly increase the value of the feedback (and gain set) resistor. This will tend to offset the high frequency gain peaking while leaving other parameters relatively unchanged. If the device has a capacitive load as well as inverting input capacitance using a series output resistor as described in the section on "Driving Capacitive Loads" will help.

#### Layout Considerations

Whenever questions about layout arise, use the evaluation board as a guide. The LMH730275 is the evaluation board supplied with samples of the LMH6733.

To reduce parasitic capacitances ground and power planes should be removed near the input and output pins. Components in the feedback loop should be placed as close to the device as possible. For long signal paths controlled impedance lines should be used, along with impedance matching elements at both ends.

Bypass capacitors should be placed as close to the device as possible. Bypass capacitors from each rail to ground are applied in pairs. The larger electrolytic bypass capacitors can be located farther from the device, the smaller ceramic capacitors should be placed as close to the device as possible. The LMH6733 has multiple power and ground pins for enhanced supply bypassing. Every pin should ideally have a separate bypass capacitor. Sharing bypass capacitors may slightly degrade second order harmonic performance, especially if the supply traces are thin and /or long. In Figure 34 and Figure 35  $C_{SS}$  is optional, but is recommended for best second harmonic distortion. Another option to using  $C_{SS}$  is to use pairs of .01 µF and .1 µF ceramic capacitors for each supply bypass.

#### Video Performance

The LMH6733 has been designed to provide excellent performance with production quality video signals in a wide variety of formats such as HDTV and High Resolution VGA. NTSC and PAL performance is nearly flawless. Best performance will be obtained with back terminated loads. The back termination reduces reflections from the transmission line and effectively masks transmission line and other parasitic capacitances from the amplifier output stage. Figure 37 shows a typical configuration for driving a 75 $\Omega$  cable. The amplifier is configured for a gain of two to make up for the 6 dB of loss in R<sub>OUT</sub>.




Figure 41. Maximum Power Dissipation



#### **Power Dissipation**

The LMH6733 is optimized for maximum speed and performance in the small form factor of the standard SSOP-16 package. To achieve its high level of performance, the LMH6733 consumes an appreciable amount of quiescent current which cannot be neglected when considering the total package power dissipation limit. The quiescent current contributes to about 40° C rise in junction temperature when no additional heat sink is used (V<sub>S</sub> = ±5V, all 3 channels on). Therefore, it is easy to see that proper precautions need to be taken in order to make sure the junction temperature's absolute maximum rating of 150°C is not violated.

To ensure maximum output drive and highest performance, thermal shutdown is not provided. Therefore, it is of utmost importance to make sure that the  $T_{JMAX}$  is never exceeded due to the overall power dissipation (all 3 channels).

With the LMH6733 used in a back-terminated  $75\Omega$  RGB analog video system (with 2 V<sub>PP</sub> output voltage), the total power dissipation is around 305 mW of which 220 mW is due to the quiescent device dissipation (output black level at 0V). With no additional heat sink used, that puts the junction temperature to about 120° C when operated at 85°C ambient.

To reduce the junction temperature many options are available. Forced air cooling is the easiest option. An external add-on heat-sink can be added to the SSOP-16 package, or alternatively, additional board metal (copper) area can be utilized as heat-sink.

An effective way to reduce the junction temperature for the SSOP-16 package (and other plastic packages) is to use the copper board area to conduct heat. With no enhancement the major heat flow path in this package is from the die through the metal lead frame (inside the package) and onto the surrounding copper through the interconnecting leads. Since high frequency performance requires limited metal near the device pins the best way to use board copper to remove heat is through the bottom of the package. A gap filler with high thermal conductivity can be used to conduct heat from the bottom of the package to copper on the circuit board. Vias to a ground or power plane on the back side of the circuit board will provide additional heat dissipation. A combination of front side copper and vias to the back side can be combined as well.

Follow these steps to determine the maximum power dissipation for the LMH6733:

1. Calculate the quiescent (no-load) power:

 $P_{AMP} = I_{CC} X (V_S)$ 

where

V<sub>S</sub> = V<sup>+</sup>-V<sup>-</sup>
Calculate the RMS power dissipated in the output stage: (1)

 $P_{D}$  (rms) = rms (( $V_{S} - V_{OUT}$ ) X  $I_{OUT}$ )

where

- V<sub>OUT</sub> and I<sub>OUT</sub> are the voltage and the current across the external load
- V<sub>S</sub> is the total supply voltage
- 3. Calculate the total RMS power:

 $P_T = P_{AMP} + P_D$ 

The maximum power that the LMH6733, package can dissipate at a given temperature can be derived with the following equation (See Figure 41):

 $\mathsf{P}_{\mathsf{MAX}} = (150^\circ\text{C/W} - \mathsf{T}_{\mathsf{AMB}})/\;\theta_{\mathsf{JA}}$ 

where

- T<sub>AMB</sub> = ambient temperature (°C)
- θ<sub>JA</sub> = thermal resistance, from junction to ambient, for a given package (°C/W)
- For the SSOP package  $\theta_{JA}$  is 120°C/W

(4)

(2)

(3)

SNOSAW0D-JANUARY 2007-REVISED MAY 2013



#### **ESD** Protection

The LMH6733 is protected against electrostatic discharge (ESD) on all pins. The LMH6733 will survive 2000V Human Body Model and 200V Machine Model events.

Under closed loop operation the ESD diodes have no affect on circuit performance. There are occasions, however, when the ESD diodes will be evident. If the LMH6733 is driven by a large signal while the device is powered down the ESD diodes will conduct.

The current that flows through the ESD diodes will either exit the chip through the supply pins or will flow through the device, hence it is possible to power up a chip with a large signal applied to the input pins. Shorting the power pins to each other will prevent the chip from being powered up through the input.

#### **Evaluation Boards**

Texas Instruments provides the following evaluation boards as a guide for high frequency layout and as an aid in device testing and characterization. Many of the datasheet plots were measured with these boards.

Device	Package	Evaluation Board Part Number
LMH6733MQ	SSOP	LMH730275



SNOSAW0D - JANUARY 2007 - REVISED MAY 2013

### **REVISION HISTORY**

Changes from Revision C (April 2013) to Revision D								
•	Changed layout of National Data Sheet to TI format	. 18						



6-Feb-2020

### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
LMH6733MQ/NOPB	ACTIVE	SSOP	DBQ	16	95	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-40 to 85	LH67 33MQ	Samples
LMH6733MQX/NOPB	ACTIVE	SSOP	DBQ	16	2500	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-40 to 85	LH67 33MQ	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



PACKAGE OPTION ADDENDUM

6-Feb-2020

## PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

### TAPE AND REEL INFORMATION





### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal	

Device	•	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMH6733MQX/NOPB	SSOP	DBQ	16	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

## PACKAGE MATERIALS INFORMATION

9-Jul-2016



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMH6733MQX/NOPB	SSOP	DBQ	16	2500	367.0	367.0	35.0

# **GENERIC PACKAGE VIEW**

## SSOP - 1.75 mm max height

SHRINK SMALL-OUTLINE PACKAGE



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



# **DBQ0016A**



## **PACKAGE OUTLINE**

## SSOP - 1.75 mm max height

SHRINK SMALL-OUTLINE PACKAGE



NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 inch, per side.
- This dimension does not include interlead flash.
   Reference JEDEC registration MO-137, variation AB.



# DBQ0016A

# **EXAMPLE BOARD LAYOUT**

## SSOP - 1.75 mm max height

SHRINK SMALL-OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# DBQ0016A

# **EXAMPLE STENCIL DESIGN**

## SSOP - 1.75 mm max height

SHRINK SMALL-OUTLINE PACKAGE



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated