

Complementary Switch FET Drivers

Check for Samples: UC1714, UC1715, UC2714, UC2715, UC3714, UC3715

FEATURES


- Single Input (PWM and TTL Compatible)
- High-Current Power FET Driver, 1-A Source and 2-A Sink
- Auxiliary Output FET Driver, 0.5-A Source and 1-A Sink
- Time Delays Between Power and Auxiliary Outputs Independently Programmable from 50 to 500-ns
- Time Delay or True Zero-Voltage Operation Independently Configurable for Each Output
- Switching Frequency to 1 MHz
- Typical 50-ns Propagation Delays
- ENBL Pin Activates 220-µA Sleep Mode
- Power Output is Active-Low in Sleep Mode
- Synchronous Rectifier Driver

DESCRIPTION

These two families of high speed drivers designed provide drive waveforms to complementary switches. Complementary switch configurations are commonly used in synchronous rectification circuits and active clamp/reset circuits, which provide zero voltage switching. In order to facilitate the soft switching transitions, independently programmable delays between the two output waveforms are provided on these drivers. The delay pins also have true-zero voltage-sensing capability allows immediate activation corresponding switch when zero voltage is applied. These devices require a PWM-type input to operate and interface with commonly available PWM controllers.

In the UC1714 series, the AUX output is inverted to allow driving a p-channel MOSFET. In the UC1715 series, the two outputs are configured in a true complementary fashion.

BLOCK DIAGRAM



Pin numbers refer to J, N and D packages.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

TEXAS INSTRUMENTS

ABSOLUTE MAXIMUM RATINGS(1)(2)

			MIN	MAX	UNIT
	Auxiliary Driver IOH	continuous		-100 -500 200 1 .3 20 -200 -1 400 2 20 300 150	mA
		peak		-500	mA
	Auxiliary Driver IOL	continuous		200	mA
		peak		1	Α
	Input Voltage Range (INPUT, ENBL)		-0.3	20	V
	Power Driver IOH	continuous		-200	mA
		peak		-1	Α
	Power Driver IOL	continuous		400	mA
		peak		2	Α
V_{CC}	Supply voltage	<u> </u>		20	V
	Lead Temperature (Soldering 10 seconds)		300	°C
	Operating Junction Temperature (3)			150	°C
	Storage Temperature Range		-65	150	°C

(1) Consult the Packaging Section at the end of this datasheet for thermal limitations and specifications of packages.

(3) Unless otherwise indicated, voltages are referenced to ground and currents are positive into, negative out of, the specified terminals.

ELECTRICAL CHARACTERISTICS

Unless otherwise stated, V_{CC} = 15 V, ENBL \geq 2 V, R_T1 = 100 k Ω from T1 to GND, R_T2 = 100 k Ω from T2 to GND, and -55° C < T_A < 125°C for the UC1714 and UC1715, -40° C < T_A < 85°C for the UC2714 and UC2715, and 0°C < T_A < 70°C for the UC3714 and UC3715, T_A = T_J

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT				
Overall										
V _{CC}			7		20	V				
I _{CC}	Nominal	ENBL = 2 V		18	24	mA				
	Sleep mode	ENBL = 0.8 V		200	300	μA				
Power D	river (PWR)									
	Pre turn-on PWR output, low	V _{CC} = 0 V, I _{OUT} = 10 mA, ENBL at 0.8 V		0.3	1.6	V				
V _{PWR}	PWR output low, sat.	INPUT = 0.8 V, I _{OUT} = 40 mA		0.3	0.8	V				
		INPUT = 0.8 V, I _{OUT} = 400 mA		2.1	2.8	V				
V _{CC} -	PWR output high, sat.	INPUT = 2 V, I _{OUT} = −20 mA		2.1	3	V				
V_{PWR}		INPUT = 2 V, I _{OUT} = −200 mA		2.3	3	v				
	Rise time	C _L = 2200 pF		30	60	ns				
	Fall time	C _L = 2200 pF		25	60	ns				
	T1 Delay, AUX to PWR	INPUT rising edge, $R_T 1 = 10 \text{ k}\Omega^{(1)}$	20	35	80					
		INPUT rising edge, $R_T 1 = 100 \text{ k}\Omega^{(1)}$	350	500	700	ns				
	PWR Prop Delay	INPUT falling edge, 50% ⁽²⁾		35	100	ns				
Auxiliary	/ Driver (AUX)									
V _{AUX}	AUX output low, sat.	V _{IN} = 2 V, I _{OUT} = 20 mA		0.3	0.8					
		V _{IN} = 2 V, I _{OUT} = 200 mA		1.8	2.6	V				
V _{CC} –	AUX output high, sat.	V _{IN} = 0.8 V, I _{OUT} = -10 mA		2.1	3					
V_{AUX}		V _{IN} = 0.8 V, I _{OUT} = -100 mA		3	V					
	Rise Time	C ₁ = 1000 pF		45	60	ns				

⁽¹⁾ T1 delay is defined from the 50% point of the transition edge of AUX to the 10% of the rising edge of PWR. T2 delay is defined from the 90% of the falling edge of PWR to the 50% point of the transition edge of AUX.

Submit Documentation Feedback

⁽²⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

⁽²⁾ Propagation delay times are measured from the 50% point of the input signal to the 10% point of the output signal's transition with no load on outputs.




ELECTRICAL CHARACTERISTICS (continued)

Unless otherwise stated, V_{CC} = 15 V, ENBL \geq 2 V, R_T1 = 100 k Ω from T1 to GND, R_T2 = 100 k Ω from T2 to GND, and -55° C < T_A < 125°C for the UC1714 and UC1715, -40° C < T_A < 85°C for the UC2714 and UC2715, and 0°C < T_A < 70°C for the UC3714 and UC3715, T_A = T_J


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Fall Time	C _L = 1000 pF		30	60	ns
	T2 Delay, PWR to AUX	INPUT falling edge, $R_T 2 = 10 \text{ k}\Omega^{(1)}$	20	50	80	
		INPUT falling edge, $R_T 2 = 100 \text{ k}\Omega^{(1)}$	250	350	550	ns
	AUX Prop Delay	INPUT rising edge, 50% ⁽²⁾		35	80	ns
Enable	(ENBL)					
	Input Threshold		0.8	1.2	2	V
I _{IH}	Input Current	ENBL = 15 V		1	10	μΑ
I _{IL}	Input Current	ENBL = 0 V		-1	-10	μΑ
T1						
	Current Limit	T1 = 0 V		-1.6	-2	mA
	Nominal Voltage at T1		2.7	3	3.3	V
	Minimum T1 Delay	T1 = 2.5 V ⁽¹⁾		40	70	ns
T2						
	Current Limit	T2 = 0 V		-1.2	-2	mA
	Nominal Voltage at T2		2.7	3	3.3	V
	Minumum T2 Delay	$T2 = 2.5 V^{(1)}$		50	100	ns
Input (INPUT)					
	Input Threshold		0.8	1.4	2	V
I _{IH}	Input Current	INPUT = 15 V		1	10	μA
I _{IL}	Input Current	INPUT = 0 V		-5	-20	μA

DEVICE INFORMATION

DIL-8, SOIC-8; J or N, D Packages (TOP VIEW)



SOIC-16; DP Package (TOP VIEW)






PIN DESCRIPTIONS


- AUX The AUX switches immediately at the rising edge of INPUT'but waits through the T2 delay after the falling edge of INPUT before switching. AUX is capable of sourcing 0.5 A and sinking 1 A of drive current. See the Time Relationships diagram below (Figure 1) for the differences between the UC1714 and UC1715 for INPUT, MAIN, and AUX. During sleep mode, AUX is inactive with a high impedance.
- ENBL The ENBL input switches at TTL logic levels (approximately 1.2 V), and the input range is from 0 to 20 V. The ENBL input places the device into sleep mode when it is a logical low. The current into VCC during the sleep mode is typically 220 μA.
- **GND** This is the reference pin for all input voltages and the return point for all device currents. GND carries the full peak sinking current from the outputs. Any tendency for the outputs to ring below GND voltage must be damped or clamped such that GND remains the most negative potential.
- INPUT The input switches at TTL logic levels (approximately 1.4 V) but the allowable range is from 0 to 20 V, allowing direct connection to most common IC PWM controller outputs. The rising edge immediately switches the AUX output, and initiates a timing delay, T1, before switching on the PWR output. Similarly, the INPUT falling edge immediately turns off the PWR output and initiates a timing delay, T2, before switching the AUX output.
 Note that if the input signal comes from a controller with FET drive capability, this signal provides another option. INPUT and PWR provide a delay only at the leading edge while INPUT and AUX provide the delay
- PWR The PWR output waits for the T1 delay after the rising edge of INPUT before switching on, but switches off immediately at the falling edge of INPUT'(neglecting propagation delays). This output is capable of sourcing 1 A and sinking 2 A of peak gate-drive current. PWR output includes a passive, self-biased circuit which holds this pin active low, when ENBL ≤ 0.8V regardless of the voltage of VCC.
- T1 A resistor to ground programs the time delay between the AUX switch turnoff and PWR turnon.
- This pin functions in the same way as T1 but controls the time delay between PWR turnoff and activation of the AUX switch.
- T1, T2 The resistor on each of these pins sets the charging current on internal timing capacitors to provide independent time control. The nominal voltage level at each pin is 3 V and the current is internally limited to 1 mA. The total delay from INPUT to each output includes a propagation delay in addition to the programmable timer but because the propagation delays are approximately equal, the relative time delay between the two outputs can be assumed to be solely a function of the programmed delays. The relationship of the time delay vs. RT is shown in the TYPICAL CHARACTERISTICS curves (see Figure 2). Either or both pins are alternatively used for voltage sensing in lieu of delay programming, which is done by pulling the timer pins below their nominal voltage level which immediately activates the timer output.
- VCC The V_{CC} input range is from 7 to 20 V. This pin must be bypassed with a capacitor to GND consistent with peak load current demands.

Submit Documentation Feedback



TYPICAL CHARACTERISTICS





(2) T1 delay is defined from the 50% point of the transition edge of AUX to the 10% of the rising edge of PWR. T2 delay is defined from the 90% of the falling edge of PWR to the 50% point of the transition edge of AUX.

Figure 1.




Figure 2.






Figure 4.



TYPICAL CHARACTERISTICS (continued) T2 DEADBAND







TYPICAL APPLICATIONS




Figure 7. Typical Application With Timed Delays





Figure 8. Using The Timer Input For Zero-Voltage Sensing



Wake-up occurs with the first pulse while turnoff is determined by the (RTO CTO) time constant.

Figure 9. Self-Actuated Sleep Mode With The Absence Of An Input PWM Signal






Figure 10. Using The UC1715 As A Complementary Synchronous Rectifier Switch Driver With N-Channel FETs





Figure 11. Synchronous Rectifier Application With A Charge Pump To Drive The High-Side N-Channel Buck Switch



With active reset provided by the UC1714 driving an N-channel switch (Q1) and a P-channel auxiliary switch (Q2).

Figure 12. Typical Forward Converter Topology






Figure 13. Using An N-Channel Active Reset Switch With A Floating Drive Command



REVISION HISTORY

CI	hanges from Revision A (January 2002) to Revision B	Page
•	Added TI's general Absolute Maximum Ratings table note to end of Absolute Maximum table	2
•	Changed ENBL ≥ 0.8V to ENBL ≤ 0.8V in PWR pin description	4
•	Changed layout from Unitrode Products datasheet to TI datasheet	8

Submit Documentation Feedback





24-Aug-2018

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
UC2714D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-250C-1 YEAR	-40 to 85	UC2714D	Samples
UC2714DG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-250C-1 YEAR	-40 to 85	UC2714D	Samples
UC2714DTR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-250C-1 YEAR	-40 to 85	UC2714D	Samples
UC2715D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-250C-1 YEAR	-40 to 85	UC2715D	Samples
UC2715DP	LIFEBUY	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	UC2715DP	
UC2715DTR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	UC2715D	Samples
UC3714D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-250C-1 YEAR	0 to 70	UC3714D	Samples
UC3715D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	0 to 70	UC3715D	Samples
UC3715DG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	0 to 70	UC3715D	Samples
UC3715DTR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-250C-1 YEAR	0 to 70	UC3715D	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.





24-Aug-2018

- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF UC2714, UC2714M:

Military: UC2714M

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 10-Aug-2016

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

All difficultions are norminal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
UC2714DTR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UC2715DTR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UC3715DTR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

www.ti.com 10-Aug-2016



*All dimensions are nominal

1	7 til dilliononono di o momina							
	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
	UC2714DTR	SOIC	D	8	2500	367.0	367.0	35.0
	UC2715DTR	SOIC	D	8	2500	367.0	367.0	35.0
	UC3715DTR	SOIC	D	8	2500	367.0	367.0	35.0

IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.