www.ti.com

Dual Voltage Detector With Adjustable Hysteresis

Check for Samples: TPS3806I33-Q1

FEATURES

- Qualified for Automotive Applications
- AEC-Q100 Qualified With the Following Results:
 - Device Temperature Grade 1: -40°C to 125°C Ambient Operating Temperature Range
 - Device HBM ESD Classification Level H2
 - Device CDM ESD Classification Level C4B
- Dual Voltage Detector With Adjustable Hysteresis, 3.3-V Adjustable and 2-V Adjustable
- Assured Reset at V_{DD} = 0.8 V
- Supply Current: 3 μA Typical at V_{DD} = 3.3 V
- Independent Open-Drain Reset Outputs
- 6-Pin SOT-23 Package


APPLICATIONS

- Voltage Supervisor
- Voltage Detector
- Battery Monitor

DESCRIPTION

The TPS3806I33-Q1 integrates two independent voltage detectors for battery voltage monitoring. During power on, the device asserts RESET and RSTSENSE when supply voltage V_{DD} or the voltage at the LSENSE input becomes higher than 0.8 V. Thereafter, the supervisory circuit monitors V_{DD} and LSENSE, keeping RESET and RSTSENSE active as long as V_{DD} and LSENSE remain below the threshold voltage, V_{IT} . As soon as V_{DD} or LSENSE rises above the threshold voltage V_{IT} , the device deasserts RESET or RSTSENSE, respectively. The TPS3806l33-Q1 device has a fixed-sense threshold voltage V_{IT} set by an internal voltage divider at V_{DD} and an adjustable second-LSENSE input. In addition, one can set an upper voltage threshold at HSENSE allow wide hysteresis window.

The devices are available in a 6-pin SOT-23 package. Characterization of the TPS3806l33-Q1 device is for operation over a temperature range of -40°C to 125°C.





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.






This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

Table 1. ORDERING INFORMATION⁽¹⁾

| T _A | PACKAGE | QUANTITY | PART NUMBER | TOP-SIDE SYMBOL | STATUS |
|-------------------|--------------|--------------|-------------------|-----------------|--------|
| –40°C to 125°C | DBV (SOT-23) | Reel of 3000 | TPS3806l33QDBVRQ1 | PZHQ | Active |

(1) For the most-current package and ordering information, see the Package Option Addendum located at the end of this data sheet or refer to the TI Web site at www.ti.com.



ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)(1)

| | | TPS3806l33-Q1 | UNIT | |
|---|---|---------------|------|--|
| Supply voltage, V _{DD} ⁽²⁾ | | 7 | V | |
| All other pins ⁽²⁾ | | -0.3 to 7 | V | |
| Maximum low-output current, I _{OL} | | 5 | mA | |
| Maximum high-output current, I _{OH} | | - 5 | mA | |
| Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{DD}$) ±10 | | | | |
| Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{DD}$) ± 10 | | | | |
| Operating free-air temperature range | , T _A | -40 to 125 | °C | |
| Storage temperature range, T _{stg} | | -65 to 150 | °C | |
| Flootroototic discharge ratios FCD | Human-body model (HBM) AEC-Q100 Classification Level H2 | 2 | kV | |
| Electrostatic discharge rating, ESD | Charged-device model (CDM) AEC-Q100 Classification Level C4B | 750 | V | |

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to GND. For reliable operation, the device must not be continuously operated at 7 V for more than t = 1000 h.

Submit Documentation Feedback

Copyright © 2013, Texas Instruments Incorporated

www.ti.com

THERMAL INFORMATION

| | | TPS3806I33-Q1 | |
|------------------|---|---------------|------|
| | THERMAL METRIC ⁽¹⁾ | DBV | UNIT |
| | | 6 PINS | |
| θ_{JA} | Junction-to-ambient thermal resistance (2) | 188.9 | °C/W |
| θ_{JCtop} | Junction-to-case (top) thermal resistance (3) | 130.9 | °C/W |
| θ_{JB} | Junction-to-board thermal resistance ⁽⁴⁾ | 34.2 | °C/W |
| Ψлт | Junction-to-top characterization parameter ⁽⁵⁾ | 25.4 | °C/W |
| ΨЈВ | Junction-to-board characterization parameter ⁽⁶⁾ | 33.8 | °C/W |
| θ_{JCbot} | Junction-to-case (bottom) thermal resistance ⁽⁷⁾ | N/A | °C/W |

- (1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.
- (2) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.
- (3) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDEC-standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.
- (4) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.
- (5) The junction-to-top characterization parameter, ψ_{JT} , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA} , using a procedure described in JESD51-2a (sections 6 and 7).
- (6) The junction-to-board characterization parameter, ψ_{JB}, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA}, using a procedure described in JESD51-2a (sections 6 and 7).
- (7) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

RECOMMENDED OPERATING CONDITIONS

| | MIN | MAX | UNIT |
|--|-----|-----------------------|------|
| Supply voltage, V _{DD} | 1.3 | 6 | V |
| Input voltage, V _I | 0 | V _{DD} + 0.3 | V |
| Operating free-air temperature range, T _A | -40 | 125 | °C |

Product Folder Links: TPS3806/33-Q1



ELECTRICAL CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted)

| PAR/ | AMETER | | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|--------------------------------|---------------------------------------|----------------|---|-------|-------|-------|------|
| | | | V _{DD} = 1.5 V, I _{OL} = 1 mA | | | | |
| V_{OL} | Low-level output voltage | | V _{DD} = 3.3 V, I _{OL} = 2 mA | | | 0.3 | V |
| | | | V _{DD} = 6 V, I _{OL} = 3 mA | | | | |
| | Power-up reset voltage ⁽¹⁾ | | $V_{DD} \ge 0.8 \text{ V}, I_{OL} = 50 \mu\text{A}$ | | | 0.2 | V |
| | | LSENSE | T _A = 25°C | 1.198 | 1.207 | 1.216 | |
| | | TPS3806l33-Q1 | | 2.978 | 3 | 3.022 | |
| , | Negative-going | LSENSE | T 0%C to 70%C | 1.188 | 1.207 | 1.226 | V |
| / _{IT} | input threshold voltage (2) | TPS3806l33-Q1 | $T_A = 0$ °C to 70°C | 2.952 | 3 | 3.048 | |
| | | LSENSE | T 4000 to 40500 | 1.183 | 1.207 | 1.231 | |
| | | TPS3806l33-Q1 | $T_A = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$ | 2.94 | 3 | 3.06 | |
| , | Lhustarasia | | 1.2 V < V _{IT} < 2.5 V | | 60 | | m\/ |
| √ _{hys} | Hysteresis | | 2.5 V < V _{IT} < 3.5 V | | 90 | | mV |
| ı | Input current | LSENSE, HSENSE | | -25 | | 25 | nA |
| ОН | High-level output current | | $V_{DD} = V_{IT} + 0.2 \text{ V}, V_{OH} = V_{DD}$ | | | 300 | nA |
| | Complex sourcest | | V _{DD} = 3.3 V, output unconnected | | 3 | 5 | |
| I _{DD} Supply current | | | V _{DD} = 6 V, output unconnected | | 4 | 6 | μΑ |
| C _i | Input capacitance | | $V_I = 0 \text{ V to } V_{DD}$ | | 1 | | pF |

SWITCHING CHARACTERISTICS

at R_L = 1 M Ω , C_L = 50 pF, T_A = -40°C to 125°C

| PARA | METER | | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|------------------|--|--|--|-----|-----|-----|------|
| t _{PHL} | Propagation (delay) time, high-to-low-level output | V _{DD} to RESET delay LSENSE to RSTSENSE delay | V _{IH} = 1.05 x V _{IT} , | | 5 | 100 | μs |
| t _{PLH} | Propagation (delay) time, low-to-high-level output | V _{DD} to RESET delay HSENSE to RSTSENSE delay | $V_{IL} = 0.95 \times V_{IT}$ | | 5 | 100 | μs |

TIMING REQUIREMENTS

at R_L = 1 M Ω , C_L = 50 pF, T_A = -40°C to 125°C

| PARA | AMETER | | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|----------------|----------------|--------------------|--|-----|-----|-----|------|
| | Dulas duration | At V _{DD} | V 105 x V V 0.05 x V | | | | |
| ı _w | Pulse duration | At SENSE | $V_{IH} = 1.05 \text{ x } V_{IT}, V_{IL} = 0.95 \text{ x } V_{IT}$ | 5.5 | | | μs |

Product Folder Links: TPS3806/33-Q1

 ⁽¹⁾ The lowest supply voltage at which RESET becomes active. t_{r,VDD} ≥ 15 μs/V
 (2) To ensure best stability of the threshold voltage, place a bypass capacitor (ceramic, 0.1 μF) near the supply terminals.






Table 2. TERMINAL FUNCTIONS

| TERM | IINAL | I/O | DESCRIPTION |
|----------|-------|-----|--|
| NAME | NO. | 1/0 | DESCRIPTION |
| GND | 2 | I | Ground |
| HSENSE | 6 | I | Adjustable hysteresis input |
| LSENSE | 5 | I | Adjustable sense input |
| RESET | 3 | 0 | Active-low open-drain reset output (from V _{DD}) |
| RSTSENSE | 1 | 0 | Active-low open-drain reset output (from LSENSE) |
| V_{DD} | 4 | I | Input supply voltage and fixed sense input |


FUNCTION AND TRUTH TABLE

| | TPS3806l33-Q1 | | | | | | | | | | |
|--|---------------|---|---|--|--|--|--|--|--|--|--|
| V _{DD} > V _{IT} RESET LSENSE > V _{IT} RSTSE | | | | | | | | | | | |
| 0 | L | 0 | L | | | | | | | | |
| 1 | Н | 1 | Н | | | | | | | | |

Product Folder Links: TPS3806/33-Q1



FUNCTIONAL BLOCK DIAGRAM



Detailed Description

Operation

The TPS3806l33-Q1 monitors battery voltage and asserts $\overline{\text{RESET}}$ when a battery becomes discharged below a certain threshold voltage. A comparator monitors the battery voltage via an external resistor divider. When the voltage at the LSENSE input drops below the internal reference voltage, the $\overline{\text{RSTSENSE}}$ output pulls low. The output remains low until the battery is replaced, or recharged above a second higher trip-point, set at HSENSE. One can monitor a second voltage at V_{DD} . The independent $\overline{\text{RESET}}$ output pulls low when the voltage at V_{DD} drops below the fixed threshold voltage. Because the TPS3806l33-Q1 outputs are open-drain MOSFETs, most applications may require a pullup resistor.

Programming the Threshold Voltage Levels

Calculate the low-voltage threshold at LSENSE according to Equation 1:

$$V_{(LSENSE)} = V_{ref} \left(\frac{R1 + R2 + R3}{R2 + R3} \right)$$
 (1)

where $V_{ref} = 1.207 \text{ V}$

Calculate the high-voltage threshold at HSENSE as shown in Equation 2:

$$V_{(HSENSE)} = V_{ref} \left(\frac{R1 + R2 + R3}{R3} \right)$$
 (2)


where $V_{ref} = 1.207 \text{ V}$


To minimize battery current draw, TI recommends using 1 M Ω as the total resistor value R_(tot), with R_(tot) = R1 + R2 + R3.


Submit Documentation Feedback




TYPICAL CHARACTERISTICS











TYPICAL CHARACTERISTICS (continued)

ns -

- Minimum Pulse Duration at LSENSE






Figure 5.



NORMALIZED INPUT THRESHOLD VOLTAGE



MINIMUM PULSE DURATION AT LSENSE




Figure 8.

Submit Documentation Feedback



PACKAGE OPTION ADDENDUM

6-Feb-2020

PACKAGING INFORMATION

| Orderable Device | Status | Package Type | Package Drawing | Pins | Package Qty | Eco Plan | Lead/Ball Finish | MSL Peak Temp | Op Temp (°C) | Device Marking | Samples |
|-------------------|--------|--------------|--------------------|------|----------------|----------------------------|------------------|--------------------|--------------|----------------|---------|
| TPS3806l33QDBVRQ1 | ACTIVE | SOT-23 | DBV | 6 | 3000 | Green (RoHS & no Sb/Br) | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | PZHQ | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 8-Apr-2013


TAPE AND REEL INFORMATION





| | Dimension designed to accommodate the component width |
|----|---|
| | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|-------------------|-----------------|--------------------|---|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| TPS3806I33QDBVRQ1 | SOT-23 | DBV | 6 | 3000 | 178.0 | 9.0 | 3.23 | 3.17 | 1.37 | 4.0 | 8.0 | Q3 |

www.ti.com 8-Apr-2013




*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|-------------------|--------------|-----------------|------|------|-------------|------------|-------------|
| TPS3806l33QDBVRQ1 | SOT-23 | DBV | 6 | 3000 | 180.0 | 180.0 | 18.0 |



SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.


 2. This drawing is subject to change without notice.

 3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.

- 4. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation. 5. Refernce JEDEC MO-178.



SMALL OUTLINE TRANSISTOR




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated